iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://unpaywall.org/10.1631/FITEE.1900653
A 0.20–2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP | Frontiers of Information Technology & Electronic Engineering Skip to main content
Log in

A 0.20–2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP

基于优化的压控振荡器和低电流失配电荷泵的 0.20–2.43 GHz 分数分频频率合成器

  • Published:
Frontiers of Information Technology & Electronic Engineering Aims and scope Submit manuscript

Abstract

A 0.20–2.43 GHz fractional-N frequency synthesizer is presented for multi-band wireless communication systems, in which the scheme adopts low phase noise voltage-controlled oscillators (VCOs) and a charge pump (CP) with reduced current mismatch. VCOs that determine the out-band phase noise of a phase-locked loop (PLL) based frequency synthesizer are optimized using an automatic amplitude control technique and a high-quality factor figure-8-shaped inductor. A CP with a mismatch suppression architecture is proposed to improve the current match of the CP and reduce the PLL phase errors. Theoretical analysis is presented to investigate the influence of the current mismatch on the output performance of PLLs. Fabricated in a TSMC 0.18-µm CMOS process, the prototype operates from 0.20 to 2.43 GHz. The PLL synthesizer achieves an in-band phase noise of −96.8 dBc/Hz and an out-band phase noise of −122.8 dBc/Hz at the 2.43-GHz carrier. The root-mean-square jitter is 1.2 ps under the worst case, and the measured reference spurs are less than −65.3 dBc. The current consumption is 15.2 mA and the die occupies 850 µm×920µm.

摘要

提出一种适用于多标准无线通信系统的0.20–2.43 GHz分数分频频率合成器方案, 该方案采用低相位噪声压控振荡器和低电流失配电荷泵. 由于压控振荡器的性能决定了锁相环型频率合成器的带外相位噪声, 利用自动幅度控制技术和高品质因数的8字型电感对压控振荡器进行优化. 为改善电荷泵电流匹配性能以及减小锁相环相位误差, 提出一种具有失配抑制结构的电荷泵. 通过理论分析, 研究了电流失配对锁相环输出性能的影响. 采用台积电0.18-µm CMOS工艺, 模型输出频率从0.20 GHz变化到2.43 GHz. 这一锁相环型频率合成器在2.43 GHz载波时实现的带内相位噪声为−96.8 dBc/Hz, 带外相位噪声为−122.8 dBc/Hz. 在最坏情况下, 均方根抖动为1.2 ps, 测量的参考杂散小于−65.3 dBc. 消耗电流15.2 mA, 芯片面积为850 µm×920 µm.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

Download references

Author information

Authors and Affiliations

Authors

Contributions

Wei ZOU designed the research and drafted the manuscript. Daming REN processed the data and helped organize the manuscript. Wei ZOU and Xuecheng ZOU revised and finalized the paper.

Corresponding author

Correspondence to Wei Zou  (邹维).

Ethics declarations

Wei ZOU, Daming REN, and Xuecheng ZOU declare that they have no conflict of interest.

Additional information

Project supported by the National Natural Science Foundation of China (No. 61376031)

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Zou, W., Ren, D. & Zou, X. A 0.20–2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP. Front Inform Technol Electron Eng 22, 251–261 (2021). https://doi.org/10.1631/FITEE.1900653

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1631/FITEE.1900653

Key words

关键词

CLC number

Navigation