iBet uBet
web content aggregator. Adding the entire web to your favor.
Link to original content:
https://ieeexplore.ieee.org/document/5361293/
Pre-bond testable low-power clock tree design for 3D stacked ICs | IEEE Conference Publication | IEEE Xplore
