iBet uBet
web content aggregator. Adding the entire web to your favor.
Link to original content:
https://doi.org/10.1109/DSD.2008.31
Concurrent Error Detection for a Network of Combinational Logic Blocks Implemented with Memory Embedded in FPGAs | IEEE Conference Publication | IEEE Xplore
