iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://doi.org/10.1007/s11042-012-1056-6
H.264/AVC inter prediction on accelerator-based multi-core systems | Multimedia Tools and Applications Skip to main content
Springer Nature Link
Log in

H.264/AVC inter prediction on accelerator-based multi-core systems

  • Published:
Multimedia Tools and Applications Aims and scope Submit manuscript

Abstract

The AVC video coding standard adopts variable block sizes for inter frame coding to increase compression efficiency, among other new features. As a consequence of this, an AVC encoder has to employ a complex mode decision technique that requires high computational complexity. Several techniques aimed at accelerating the inter prediction process have been proposed in the literature in recent years. Recently, with the emergence of many-core processors or accelerators, a new way of supporting inter frame prediction has presented itself. In this paper, we present a step forward in the implementation of an AVC inter prediction algorithm in a graphics processing unit, using Compute Unified Device Architecture. The results show a negligible drop in rate distortion with a time reduction, on average, of over 98.8 % compared with full search and fast full search, and of over 80 % compared with UMHexagonS search.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

Similar content being viewed by others

References

  1. G. Bjøntegaard, “Calculation of Average PSNR Differences between RD-Curves”, presented at the 13th VCEG-M33 Meeting, Austin (Texas), USA, April 2001.

  2. Chen W-N, Hang H-M (2008) H.264/AVC motion estimation implementation on Compute Unified Device Architecture (CUDA). In Proc. of IEEE International Conference on Multimedia and Expo, ICME, pp. 697–700, Hannover, Germany, June

  3. Chen YK, Tian X, Ge S, Girkar M (2004) Towards efficient multi-level threading of H.264 encoder on Intel hyper-threading architectures. In Proc. of the 18th International Parallel and Distributed Processing Symposium, pp. 63–72, Santa Fe(New Mexico), USA, April

  4. Cheung N-M, Fan X, Au OC, Kung M-C (2010) Video coding on multicore graphics processors. IEEE Signal Process Mag 27(2):79–89

    Article  Google Scholar 

  5. Feng W-C, Manocha D (2007) High-performance computing using accelerators. Parallel Computing 33(10–11):645–647

    Article  Google Scholar 

  6. Ho C-W, Au OC, Gary Chan S-H, Yip S-K, Wong H-M (2006) Motion Estimation for H.264/AVC using Programmable Graphics Hardware. In Proc. of IEEE International Conference on Multimedia and Expo, ICME, pp. 2049–2052, Toronto, Canada, July

  7. ISO/IEC 14486–2 PDAM1: (1999) Infomation technology- generic coding of audio-visual objects- part 2: visual

  8. ISO/IEC International Standard 14496–10: (2003) Information technology – coding of audio - visual objects – part 10: advanced video coding

  9. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, Reference Software to Committee Draft. JVT-F100 JM17.2, 2010. Available on-line at http://iphome.hhi.de/suehring/tml/.

  10. JVT Test Model Ad Hoc Group (2003) Evaluation sheet for motion estimation, draft version 4, February

  11. Kelly F, Kokaram A (2004) Fast Image Interpolation for Motion Estimation using Graphics Hardware. In Proc. of IS&T/SPIE Electronic Imaging - Real-Time Imaging VIII, vol. 5297, pp. 184–194, San Jose (California), USA, January 2004

  12. Kung M-C, Au OC, Wong PHW, Liu CH (2008) Block based parallel motion estimation using programmable graphics hardware. In Proc. of International Conference on Audio, Language and Image Processing, ICALIP, pp. 599–603, Shanghai, China, July

  13. Lee C-Y, Lin Y-C, Wu C-L, Chang C-H, Tsao Y-M, Chien S-Y (2007) Multi-pass and frame parallel algorithms of motion estimation in H.264/AVC for Generic GPU. in Proc. of IEEE International Conference on Multimedia and Expo, ICME, pp. 1603–1606, Beijing, China, July

  14. Momcilovic S, Sousa L (2009) Development and evaluation of scalable video motion estimators on GPU. in Proc. of IEEE Workshop on Signal Processing Systems, SiPS , pp. 291–296, October

  15. NVIDA (2010) NVIDIA CUDA Compute Unified Device Architecture-Programming Guide, Version 3.2, August

  16. Richardson IEG (2003) Video codec design. John Willey & Sons LTD, 2 edition

  17. Schwalb M, Ewerth R, Freisleben B (2009) Fast motion estimation on graphics hardware for H.264 video encoding. in IEEE Transaction on Multimedia, vol. II, no. 1, pp. 1–10, January

  18. Sullivan G, Bjøntegaard G (2001) Recommended simulation common conditions for H.26L coding efficiency experiments on low-resolution progressive-scan source material. ITU-T VCEG, Doc. VCEG-N81. September

Download references

Acknowledgments

This work was supported by the Spanish MEC and MICINN, as well as European Commission FEDER funds, under Grants CSD2006-00046 and TIN2009-14475-C04. It was also partly supported by The Council of Science and Technology of Castilla-La Mancha under Grants PEII09-0037-2328, PII2I09-0045-9916, and PCC08-0078-9856.

Author information

Authors and Affiliations

  1. Instituto de Investigación en Informática de Albacete, Universidad de Castilla-La Mancha, Avenida de España s/n, 02071, Albacete, Spain

    Rafael Rodríguez-Sánchez, Gerardo Fernández-Escribano & José Luis Sánchez

  2. Architecture and Technology of Computing Systems Group, Complutense University, Ciudad Universitaria s/n, 28040, Madrid, Spain

    José Luis Martínez

  3. Departamento de Informática, Universidad de Valencia, Avenida de la Universitat s/n, 46100, Burjassot, Valencia, Spain

    José Manuel Claver

Authors
  1. Rafael Rodríguez-Sánchez
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. José Luis Martínez
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Gerardo Fernández-Escribano
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. José Luis Sánchez
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. José Manuel Claver
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Rafael Rodríguez-Sánchez.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Rodríguez-Sánchez, R., Martínez, J.L., Fernández-Escribano, G. et al. H.264/AVC inter prediction on accelerator-based multi-core systems. Multimed Tools Appl 66, 361–381 (2013). https://doi.org/10.1007/s11042-012-1056-6

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11042-012-1056-6

Keywords

Search

Navigation