Abstract
Evolvable hardware (EHW) has been employed in the circuit design automation domain, as an alternative to traditional human being designer. However, limited by the scalability of EHW, at present the scales of all the evolved circuits are smaller than the circuits designed by traditional method. In this paper, a character classification system for recognizing 16 characters was evolved by a novel evolution scheme: reconfigurable architecture-based intrinsic incremental evolution. The entire EHW system is implemented on one Xilinx Virtex xcv2000E FPGA that is fitted in the Celoxica RC1000 board. Hardware evolutionary result proved that the new method could bring us a scalable approach to EHW by efficiently limiting the chromosome string length and reducing the time complexity of evolutionary algorithm (EA).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Higuchi, T., et al.: Real-World Applications of Analog and Digital Evolvable Hardware. IEEE Transactions on Evolutionary Computation 3, 220–235 (1999)
Hollingworth, G., et al.: The Intrinsic Evolution of Virtex Devices Through Internet Reconfigurable Logic. In: Miller, J.F., Thompson, A., Thompson, P., Fogarty, T.C. (eds.) ICES 2000. LNCS, vol. 1801, pp. 72–79. Springer, Heidelberg (2000)
Torresen, J.: A scalable approach to evolvable hardware. Journal of Genetic Programming and Evolvable Machines 3, 259–282 (2002)
Yao, X., Higuchi, T.: Promises and challenges of evolvable hardware. IEEE Transactions on Systems, Man, and Cybernetics 29, 87–97 (1999)
Hereford, J., Gwaltney, D.: Design Space Issues for Intrinsic Evolvable Hardware. In: Proc. of the 2004 NASA/DoD Conference on the evolvable Hardware, pp. 231–234. IEEE Computer Society, Los Alamitos (2004)
Kajitani, I., et al.: Variable Length Chromosome GA for Evolvable Hardware. In: Proc. 3rd Int. Conf. on Evolutionary Computation, ICEC 1996, pp. 443–447 (1996)
Murakawa, M., et al.: Hardware Evolution at Function Level. In: Ebeling, W., Rechenberg, I., Voigt, H.-M., Schwefel, H.-P. (eds.) PPSN 1996. LNCS, vol. 1141, pp. 62–72. Springer, Heidelberg (1996)
Cantu-Paz, E.: A survey of parallel genetic algorithms. Calculateurs Paralleles, Reseaux et Systems Repartis 10, 141–171 (1998)
Torresen, J.: A divide-and-conquer approach to evolvable hardware. In: Sipper, M., Mange, D., Pérez-Uribe, A. (eds.) ICES 1998. LNCS, vol. 1478, pp. 57–65. Springer, Heidelberg (1998)
Miller, J., Thomson, P.: Cartesian Genetic Programming. In: Poli, R., Banzhaf, W., Langdon, W.B., Miller, J., Nordin, P., Fogarty, T.C. (eds.) EuroGP 2000. LNCS, vol. 1802, pp. 121–132. Springer, Heidelberg (2000)
Sekanina, L., Friedl, S.: On Routine Implementation of Virtual Evolvable Devices Using COMBO6. In: Proc. of the 2004 NASA/DoD Conference on Evolvable Hardware, Los Alamitos, US, ICSP, pp. 63–70 (2004)
Wang, J., et al.: Evolutionary Design of Image Filter Using The Celoxica Rc1000 Board. In: International conference on control, automation and systems, ICCAS 2005, Korea, pp. 1355–1360 (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, J., Jung, J.K., Lee, Ym., Lee, C.H. (2005). Using Reconfigurable Architecture-Based Intrinsic Incremental Evolution to Evolve a Character Classification System. In: Hao, Y., et al. Computational Intelligence and Security. CIS 2005. Lecture Notes in Computer Science(), vol 3801. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11596448_31
Download citation
DOI: https://doi.org/10.1007/11596448_31
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-30818-8
Online ISBN: 978-3-540-31599-5
eBook Packages: Computer ScienceComputer Science (R0)