default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDEdward S. Davidson
Person information
- affiliation: University of Michigan, Ann Arbor, USA
- award (2000): Eckert-Mauchly Award
- award (1992): Harry H. Goode Memorial Award
Other persons with a similar name
SPARQL queries 
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2010 – 2019
- 2014
[c69]Alexandre E. Eichenberger, Edward S. Davidson, Santosh G. Abraham:
Author retrospective for optimum modulo schedules for minimum register requirements. ICS 25th Anniversary 2014: 35-36
2000 – 2009
- 2008
- [c68]Michel N. Victor, Aris K. Silzars, Edward S. Davidson:
A freespace crossbar for multi-core processors. ICS 2008: 56-62 - 2004
- [j29]Viji Srinivasan, Edward S. Davidson, Gary S. Tyson:
A Prefetch Taxonomy. IEEE Trans. Computers 53(2): 126-140 (2004) - [c67]Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson:
Probabilistic Predicate-Aware Modulo Scheduling. CGO 2004: 151-162 - 2003
- [j28]Murali Annavaram
, Jignesh M. Patel, Edward S. Davidson:
Call graph prefetching for database applications. ACM Trans. Comput. Syst. 21(4): 412-444 (2003) - [c66]Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, Hsien-Hsin S. Lee:
Predicate-Aware Scheduling: A Technique for Reducing Resource Constraints. CGO 2003: 169-178 - 2002
- [c65]Stevan A. Vlaovic, Edward S. Davidson:
TAXI: Trace Analysis for X86 Interpretation. ICCD 2002: 508-514 - [c64]Stevan A. Vlaovic, Edward S. Davidson:
Boosting trace cache performance with nonhead miss speculation. ICS 2002: 179-188 - 2001
- [j27]G. X. Tyson, M. Smelyanskyi, Edward S. Davidson:
Evaluating the Use of Register Queues in Software Pipelined Loops. IEEE Trans. Computers 50(8): 769-783 (2001) - [c63]Murali Annavaram, Jignesh M. Patel, Edward S. Davidson:
Call Graph Prefetching for Database Applications. HPCA 2001: 281-290 - [c62]Viji Srinivasan, Edward S. Davidson, Gary S. Tyson, Mark J. Charney, Thomas R. Puzak:
Branch History Guided Instruction Prefetching. HPCA 2001: 291-300 - [c61]Edward S. Tam, Stevan A. Vlaovic, Gary S. Tyson, Edward S. Davidson:
Allocation by Conflict: A Simple Effective Multilateral Cache Management Scheme. ICCD 2001: 133-141 - [c60]Murali Annavaram, Jignesh M. Patel, Edward S. Davidson:
Data prefetching by dependence graph precomputation. ISCA 2001: 52-61 - 2000
- [c59]Mikhail Smelyanskiy, Gary S. Tyson, Edward S. Davidson:
Register Queues: A New Hardware/Software Approach to Efficient Software Pipelining. IEEE PACT 2000: 3-12 - [c58]Murali Annavaram, Gary S. Tyson, Edward S. Davidson:
Instruction overhead and data locality effects in superscalar processors. ISPASS 2000: 95-100 - [c57]Stevan A. Vlaovic, Edward S. Davidson, Gary S. Tyson:
Improving BTB performance in the presence of DLLs. MICRO 2000: 77-86
1990 – 1999
- 1999
- [j26]Arthur W. Burks, Edward S. Davidson:
Introduction to "The ENIAC". Proc. IEEE 87(6): 1028-1030 (1999) - [j25]Edward S. Tam, Jude A. Rivers, Vijayalakshmi Srinivasan, Gary S. Tyson, Edward S. Davidson:
Active Management of Data Caches by Exploiting Reuse Information. IEEE Trans. Computers 48(11): 1244-1259 (1999) - [c56]Waleed Meleis, Edward S. Davidson:
Dual-Issue Scheduling with Spills for Binary Trees. SODA 1999: 678-686 - 1998
- [j24]Gheith A. Abandah, Edward S. Davidson:
Characterizing Distributed Shared Memory Performance: A Case Study of the Convex SPP1000. IEEE Trans. Parallel Distributed Syst. 9(2): 206-216 (1998) - [c55]Gheith A. Abandah, Edward S. Davidson:
Origin 2000 Design Enhancements for Communication Intensive Applications. IEEE PACT 1998: 30-39 - [c54]Edward S. Tam, Jude A. Rivers, Vijayalakshmi Srinivasan, Gary S. Tyson, Edward S. Davidson:
Evaluating the performance of active cache management schemes. ICCD 1998: 368-375 - [c53]Jude A. Rivers, Edward S. Tam, Gary S. Tyson, Edward S. Davidson, Matthew K. Farrens:
Utilizing Reuse Information in Data Cache Management. International Conference on Supercomputing 1998: 449-456 - [c52]Gheith A. Abandah, Edward S. Davidson:
Configuration Independent Analysis for Characterizing Shared-Memory Applications. IPPS/SPDP 1998: 485-491 - [c51]Alexander V. Veidenbaum, Pen-Chung Yew, David J. Kuck, Constantine D. Polychronopoulos, David A. Padua, Edward S. Davidson, Kyle A. Gallivan:
Retrospective: The Cedar System. 25 Years ISCA: Retrospectives and Reprints 1998: 89-91 - [c50]Janak H. Patel, Edward S. Davidson:
Improving the Throughput of a Pipeline by Insertion of Delays. 25 Years ISCA: Retrospectives and Reprints 1998: 132-137 - [c49]Gheith A. Abandah, Edward S. Davidson:
Effects of Architectural and Technological Advances on the HP/Convex Exemplar's Memory and Communication Performance. ISCA 1998: 318-329 - [c48]David J. Kuck, Edward S. Davidson, Duncan H. Lawrie, Ahmed H. Sameh, Chuan-Qi Zhu:
The Cedar System and an Initial Performance Study. 25 Years ISCA: Retrospectives and Reprints 1998: 462-472 - [c47]Edward S. Tam, Jude A. Rivers, Gary S. Tyson, Edward S. Davidson:
mlcache: A Flexible Multi-Lateral Cache Simulator. MASCOTS 1998: 19-26 - 1997
- [c46]Jude A. Rivers, Edward S. Tam, Edward S. Davidson:
On Effective Data Supply For Multi-Issue Processors. ICCD 1997: 519-528 - [c45]Jude A. Rivers, Gary S. Tyson, Edward S. Davidson, Todd M. Austin:
On High-Bandwidth Data Cache Design for Multi-Issue Processors. MICRO 1997: 46-56 - [c44]Alexandre E. Eichenberger, Edward S. Davidson:
Efficient Formulation for Optimal Modulo Schedulers. PLDI 1997: 194-205 - 1996
- [j23]Alexandre E. Eichenberger, Edward S. Davidson, Santosh G. Abraham:
Minimizing Register Requirements of a Modulo Schedule via Optimum Stage Scheduling. Int. J. Parallel Program. 24(2): 103-132 (1996) - [j22]Jude A. Rivers, Edward S. Davidson:
Performance Issues in Integrating Temporality-Based Caching with Prefetching. Perform. Evaluation 27/28(4): 189-207 (1996) - [c43]Jude A. Rivers, Edward S. Davidson:
Reducing Conflicts in Direct-Mapped Caches with a Temporality-Based Design. ICPP, Vol. 1 1996: 154-163 - [c42]Karen A. Tomko, Edward S. Davidson:
Profile Driven Weighted Decomposition. International Conference on Supercomputing 1996: 165-172 - [c41]Gheith A. Abandah, Edward S. Davidson:
Modeling the Communication Performance of the IBM SP2. IPPS 1996: 249-257 - [c40]Alexandre E. Eichenberger, Edward S. Davidson:
A Reduced Multipipeline Machine Description that Preserves Scheduling Constraints. PLDI 1996: 12-22 - 1995
- [j21]Chuan-Hua Chang, Edward S. Davidson, Karem A. Sakallah:
Maximum rate single-phase clocking of a closed pipeline including wave pipelining, stoppability, and startability. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(12): 1526-1545 (1995) - [c39]John-David Wellman, Edward S. Davidson:
The resource conflict methodology for early-stage design space exploration of superscalar RISC processors. ICCD 1995: 110-115 - [c38]Alexandre E. Eichenberger, Edward S. Davidson, Santosh G. Abraham:
Optimum Modulo Schedules for Minimum Register Requirements. International Conference on Supercomputing 1995: 31-40 - [c37]Alexandre E. Eichenberger, Edward S. Davidson:
Register allocation for predicated code. MICRO 1995: 180-191 - [c36]Alexandre E. Eichenberger, Edward S. Davidson:
Stage scheduling: a technique to reduce the register requirements of a modulo schedule. MICRO 1995: 338-349 - 1994
- [c35]Tien-Pao Shih, Edward S. Davidson:
Grouping Array Layouts to Reduce Communication and Improve Locality of Parallel Programs. ICPADS 1994: 558-566 - [c34]Eric L. Boyd, Waqar Azeem, Hsien-Hsin S. Lee, Tien-Pao Shih, Shih-Hao Hung, Edward S. Davidson:
A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1. ICPP (3) 1994: 188-192 - [c33]Waleed Meleis, Edward S. Davidson:
Optimal local register allocation for a multiple-issue machine. International Conference on Supercomputing 1994: 107-116 - [c32]Eric L. Boyd, Edward S. Davidson:
Communication in the KSR1 MPP: performance evaluation using synthetic workload experiments. International Conference on Supercomputing 1994: 166-175 - [c31]Alexandre E. Eichenberger, Edward S. Davidson, Santosh G. Abraham:
Minimum register requirements for a modulo schedule. MICRO 1994: 75-84 - 1993
- [j20]William H. Mangione-Smith, Tien-Pao Shih, Santosh G. Abraham, Edward S. Davidson:
Approaching a machine-application bound in delivered performance on scientific code. Proc. IEEE 81(8): 1166-1178 (1993) - [j19]Karem A. Sakallah, Trevor N. Mudge, Timothy M. Burks, Edward S. Davidson:
Synchronization of pipelines. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 12(8): 1132-1146 (1993) - [c30]Eric L. Boyd, John-David Wellman, Santosh G. Abraham, Edward S. Davidson:
Evaluating the Communication Performance of MPPs Using Synthetic Sparse Matrix Multiplication Workloads. International Conference on Supercomputing 1993: 240-250 - [c29]Daniel Windheiser, Eric L. Boyd, Eric Hao, Santosh G. Abraham, Edward S. Davidson:
KSR 1 Multiprocessor: Analysis of Latency Hiding Techniques in a Sparse Solver. IPPS 1993: 454-461 - [c28]Eric L. Boyd, Edward S. Davidson:
Hierarchical Performance Modeling with MACS: A Case Study of the Convex C-240. ISCA 1993: 203-212 - [c27]David J. Kuck, Edward S. Davidson, Duncan H. Lawrie, Ahmed H. Sameh, Chuan-Qi Zhu, Alexander V. Veidenbaum, Jeff Konicek, Pen-Chung Yew, Kyle A. Gallivan, William Jalby, Harry A. G. Wijshoff, Randall Bramley, Ulrike Meier Yang, Perry A. Emrath, David A. Padua, Rudolf Eigenmann, Jay P. Hoeflinger, Greg P. Jaxon, Zhiyuan Li, T. Murphy, John T. Andrews, Stephen W. Turner:
The Cedar System and an Initial Performance Study. ISCA 1993: 213-223 - 1992
- [c26]Chuan-Hua Chang, Edward S. Davidson, Karem A. Sakallah:
Using constraint geometry to determine maximum rate pipeline clocking. ICCAD 1992: 142-148 - [c25]William H. Mangione-Smith, Santosh G. Abraham, Edward S. Davidson:
Register requirements of pipelined processors. ICS 1992: 260-271 - 1991
- [j18]William H. Mangione-Smith, Santosh G. Abraham, Edward S. Davidson:
A Performance Comparison of the IBM RS/6000 and the Astronautics ZS-1. Computer 24(1): 39-46 (1991) - [c24]William H. Mangione-Smith, Santosh G. Abraham, Edward S. Davidson:
Vector Register Design for Polycyclic Vector Scheduling. ASPLOS 1991: 154-163 - [c23]Karem A. Sakallah, Trevor N. Mudge, Timothy M. Burks, Edward S. Davidson:
Optimal Clocking of Circular Pipelines. ICCD 1991: 642-650 - [c22]Jeff Konicek, Tracy Tilton, Alexander V. Veidenbaum, Chuan-Qi Zhu, Edward S. Davidson, Ruppert A. Downing, Michael J. Haney, Manish Sharma, Pen-Chung Yew, P. Michael Farmwald, David J. Kuck, Daniel M. Lavery, Robert A. Lindsey, D. Pointer, John T. Andrews, Thomas Beck, T. Murphy, Stephen W. Turner, Nancy J. Warter:
The Organization of the Cedar System. ICPP (1) 1991: 49-56 - [c21]Jarir K. Chaar, Richard A. Volz, Edward S. Davidson:
An integrated approach to developing manufacturing control software. ICRA 1991: 1979-1984 - [e1]Edward S. Davidson, Friedel Hossfeld:
Proceedings of the 5th international conference on Supercomputing, ICS 1991, Cologne, Germany, June 17-21, 1991. ACM 1991, ISBN 0-89791-434-1 [contents] - 1990
- [c20]Jarir K. Chaar, Edward S. Davidson:
Cyclic job shop scheduling using reservation tables. ICRA 1990: 2128-2135
1980 – 1989
- 1988
- [j17]Timothy A. Davis, Edward S. Davidson:
Pairwise Reduction for the Direct, Parallel Solution of Sparse, Unsymmetric Sets of Linear Equations. IEEE Trans. Computers 37(12): 1648-1654 (1988) - [c19]J. H. Tang, Edward S. Davidson:
An evaluation of Cray X-MP performance on vectorizable Livermore FORTRAN kernels. ICS 1988: 510-518 - [c18]Geoffrey D. McNiven, Edward S. Davidson:
Analysis of Memory Referencing Behavior For Design of Local Memories. ISCA 1988: 56-63 - [c17]J. H. Tang, Edward S. Davidson, J. Tong:
Polycyclic Vector scheduling vs. Chaining on 1-Port Vector supercomputers. SC 1988: 122 - 1987
- [j16]Philip G. Emma, Edward S. Davidson:
Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline Performance. IEEE Trans. Computers 36(7): 859-875 (1987) - [c16]Timothy A. Davis, Edward S. Davidson:
PSOLVE : A Concurrent Algorithm for Solving Sparse Systems of Linear Equations. ICPP 1987: 483-490 - 1986
- [c15]Andrew R. Pleszkun, Gurindar S. Sohi, Bassam Z. Kahhaleh, Edward S. Davidson:
Features of the Structured Memory Access (SMA) Architecture. COMPCON 1986: 259-265 - [c14]Edward S. Davidson:
A Broader Range of Possible Answers to the Issues Raised by RISC. COMPCON 1986: 313-315 - [c13]Santosh G. Abraham, Edward S. Davidson:
A Communication Model for Optimizing Hierarchical Multiprocessor Systems. ICPP 1986: 467-474 - [c12]Peter Y.-T. Hsu, Edward S. Davidson:
Highly Concurrent Scalar Processing. ISCA 1986: 386-395 - 1985
- [c11]W. K. Jenkins, Edward S. Davidson, D. F. Paul:
A custom-designed integrated circuit for the realization of residue number digital filters. ICASSP 1985: 220-223 - [c10]Peter Y.-T. Hsu, Joseph T. Rahmeh, Edward S. Davidson, Jacob A. Abraham:
TIDBITS: Speedup Via Time-Delay Bit-Slicing in ALU Design for VLSI Technology. ISCA 1985: 28-35 - [c9]Gurindar S. Sohi, Edward S. Davidson, Janak H. Patel:
An Efficient LISP-Execution Architecture with a New Representation for List Structures. ISCA 1985: 91-98 - 1984
- [c8]Pradip Bose, Edward S. Davidson:
Design of Instruction Set Architectures for Support of High-Level Languages . ISCA 1984: 198-206 - 1983
- [j15]Phil C. C. Yeh, Janak H. Patel, Edward S. Davidson:
Shared Cache for Multiple-Stream Computer Systems. IEEE Trans. Computers 32(1): 38-47 (1983) - [c7]Andrew R. Pleszkun, Edward S. Davidson:
Structured Memory Access Architecture. ICPP 1983: 461-471 - [c6]Phil C. C. Yeh, Janak H. Patel, Edward S. Davidson:
Performance of Shared Cache for Parallel-Pipelined Computer Systems. ISCA 1983: 117-123 - 1982
- [j14]David W. L. Yen, Janak H. Patel, Edward S. Davidson:
Memory Interference in Synchronous Multiprocessor Systems. IEEE Trans. Computers 31(11): 1116-1121 (1982) - [c5]Edward S. Davidson:
Evaluating database management systems. AFIPS National Computer Conference 1982: 639-648 - 1981
- [j13]Robert L. Budzinski, Edward S. Davidson, Wataru Mayeda, Harold S. Stone:
DMIN: An Algorithm for Computing the Optimal Dynamic Allocation in a Virtual Memory Computer. IEEE Trans. Software Eng. 7(1): 113-121 (1981) - [j12]Robert L. Budzinski, Edward S. Davidson:
A Comparison of Dynamic and Static Virtual Memory Allocation Algorithms. IEEE Trans. Software Eng. 7(1): 122-131 (1981) - 1980
- [j11]B. Kumar, Edward S. Davidson:
Computer System Design Using a Hierarchical Approach to Performance Evaluation. Commun. ACM 23(9): 511-521 (1980) - [c4]Edward S. Davidson:
A Multiple Stream Microprocessor Prototype System: AMP-1. ISCA 1980: 9-16
1970 – 1979
- 1979
- [j10]William Joseph Kaminsky Jr., Edward S. Davidson:
Special Feature: Developing a Multiple-Instruction-Stream Single-Chip Processor. Computer 12(12): 66-76 (1979) - 1978
- [j9]B. Kumar, Edward S. Davidson:
Performance Evaluation of Highly Concurrent Computers by Deterministic Simulation. Commun. ACM 21(11): 904-913 (1978) - 1977
- [j8]Faye A. Briggs, Edward S. Davidson:
Organization of Semiconductor Memories for Parallel-Pipelined Processors. IEEE Trans. Computers 26(2): 162-169 (1977) - [c3]Dan W. Hammerstrom, Edward S. Davidson:
Information Content of CPU Memory Referencing Behavior. ISCA 1977: 184-192 - 1976
- [c2]Janak H. Patel, Edward S. Davidson:
Improving the Throughput of a Pipeline by Insertion of Delays. ISCA 1976: 159-164 - 1974
- [j7]Leonard E. Shar, Edward S. Davidson:
A multiminiprocessor system implemented through pipelining. Computer 7(2): 42-51 (1974) - [j6]Hsien-Hsin S. Lee, Edward S. Davidson:
Redundancy Testing in Combinational Networks. IEEE Trans. Computers 23(10): 1029-1047 (1974) - [c1]Daniel L. Weller, Edward S. Davidson:
Optimal Searching Algorithms for Parallel Pipelined Computers. Sagamore Computer Conference 1974: 291-305 - 1972
- [j5]Hsiao-Peng Lee, Edward S. Davidson:
A Transform for NAND Network Design. IEEE Trans. Computers 21(1): 12-20 (1972) - [j4]Hsiao-Peng Lee, Edward S. Davidson:
Comments on "A Minimization Technique for TANT Networks". IEEE Trans. Computers 21(4): 407 (1972)
1960 – 1969
- 1969
- [j3]Edward S. Davidson, Gernot Metze:
Authors' Reply4. IEEE Trans. Computers 18(9): 863-864 (1969) - [j2]Edward S. Davidson:
An Algorithm for NAND Decomposition Under Network Constraints. IEEE Trans. Computers 18(12): 1098-1109 (1969) - 1968
- [b1]Edward S. Davidson:
An Algorithm for Nand Decomposition of Combinational Switching Functions. University of Illinois Urbana-Champaign, USA, 1968 - [j1]Edward S. Davidson, Gernot Metze:
Comments on "An Algorithm for Synthesis of Multiple-Output Combinational Logic". IEEE Trans. Computers 17(11): 1091-1092 (1968)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-24 22:48 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
