iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://dblp.uni-trier.de/pid/74/3246.rss
dblp: Georgios I. Goumas https://dblp.org/pid/74/3246.html dblp person page RSS feed Wed, 11 Dec 2024 21:39:20 +0100 en-US daily 1 released under the CC0 1.0 license dblp@dagstuhl.de (dblp team) dblp@dagstuhl.de (dblp team) Computers/Computer_Science/Publications/Bibliographies http://www.rssboard.org/rss-specification https://dblp.org/img/logo.144x51.pngdblp: Georgios I. Goumashttps://dblp.org/pid/74/3246.html14451 Open-Source SpMV Multiplication Hardware Accelerator for FPGA-Based HPC Systems.https://doi.org/10.1007/978-3-031-55673-9_2, , , , , , , , :
Open-Source SpMV Multiplication Hardware Accelerator for FPGA-Based HPC Systems. ARC : 19-32]]>https://dblp.org/rec/conf/arc/MpakosTAMMTGPK24Mon, 01 Jan 2024 00:00:00 +0100 Uncut-GEMMs: Communication-Aware Matrix Multiplication on Multi-GPU Nodes.https://doi.org/10.1109/CLUSTER59578.2024.00020, , , :
Uncut-GEMMs: Communication-Aware Matrix Multiplication on Multi-GPU Nodes. CLUSTER : 143-154]]>https://dblp.org/rec/conf/cluster/AnastasiadisPKG24Mon, 01 Jan 2024 00:00:00 +0100 Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes.https://doi.org/10.1109/MICRO61859.2024.00012, , , , , , , :
Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes. MICRO : 17-35]]>https://dblp.org/rec/conf/micro/PsomadakisAKKSN24Mon, 01 Jan 2024 00:00:00 +0100 SmartPQ: An Adaptive Concurrent Priority Queue for NUMA Architectures.https://doi.org/10.48550/arXiv.2406.06900, , , , :
SmartPQ: An Adaptive Concurrent Priority Queue for NUMA Architectures. CoRR abs/2406.06900 ()]]>https://dblp.org/rec/journals/corr/abs-2406-06900Mon, 01 Jan 2024 00:00:00 +0100 eBPF-mm: Userspace-guided memory management in Linux with eBPF.https://doi.org/10.48550/arXiv.2409.11220, , :
eBPF-mm: Userspace-guided memory management in Linux with eBPF. CoRR abs/2409.11220 ()]]>https://dblp.org/rec/journals/corr/abs-2409-11220Mon, 01 Jan 2024 00:00:00 +0100 DaeMon: Architectural Support for Efficient Data Movement in Fully Disaggregated Systems.https://doi.org/10.1145/3579445, , , , , , :
DaeMon: Architectural Support for Efficient Data Movement in Fully Disaggregated Systems. Proc. ACM Meas. Anal. Comput. Syst. 7(1): 16:1-16:36 ()]]>https://dblp.org/rec/journals/pomacs/GiannoulaHTKGCV23Wed, 01 Mar 2023 00:00:00 +0100 PARALiA: A Performance Aware Runtime for Auto-tuning Linear Algebra on Heterogeneous Systems.https://doi.org/10.1145/3624569, , , , , :
PARALiA: A Performance Aware Runtime for Auto-tuning Linear Algebra on Heterogeneous Systems. ACM Trans. Archit. Code Optim. 20(4): 52:1-52:25 ()]]>https://dblp.org/rec/journals/taco/AnastasiadisPGKHZ23Fri, 01 Dec 2023 00:00:00 +0100 High-performance and balanced parallel graph coloring on multicore platforms.https://doi.org/10.1007/s11227-022-04894-6, , , :
High-performance and balanced parallel graph coloring on multicore platforms. J. Supercomput. 79(6): 6373-6421 ()]]>https://dblp.org/rec/journals/tjs/GiannoulaPGK23Sat, 01 Apr 2023 01:00:00 +0200 Invited paper: An Artificial Matrix Generator for Multi-platform SpMV Performance Analysis.https://doi.org/10.1109/IPDPSW59300.2023.00099, , , , :
Invited paper: An Artificial Matrix Generator for Multi-platform SpMV Performance Analysis. IPDPS Workshops : 574-577]]>https://dblp.org/rec/conf/ipps/GalanopoulosMAKG23Sun, 01 Jan 2023 00:00:00 +0100 Feature-based SpMV Performance Analysis on Contemporary Devices.https://doi.org/10.1109/IPDPS54959.2023.00072, , , , , :
Feature-based SpMV Performance Analysis on Contemporary Devices. IPDPS : 668-679]]>https://dblp.org/rec/conf/ipps/MpakosGAPKG23Sun, 01 Jan 2023 00:00:00 +0100 Architectural Support for Efficient Data Movement in Fully Disaggregated Systems.https://doi.org/10.1145/3578338.3593533, , , , , , :
Architectural Support for Efficient Data Movement in Fully Disaggregated Systems. SIGMETRICS (Abstracts) : 5-6]]>https://dblp.org/rec/conf/sigmetrics/GiannoulaHTKGCV23Sun, 01 Jan 2023 00:00:00 +0100 Architecture of Computing Systems - 36th International Conference, ARCS 2023, Athens, Greece, June 13-15, 2023, Proceedings.https://doi.org/10.1007/978-3-031-42785-5, , , , :
Architecture of Computing Systems - 36th International Conference, ARCS 2023, Athens, Greece, June 13-15, 2023, Proceedings. Lecture Notes in Computer Science 13949, Springer , ISBN 978-3-031-42784-8 [contents]]]>https://dblp.org/rec/conf/arcs/2023Sun, 01 Jan 2023 00:00:00 +0100 DaeMon: Architectural Support for Efficient Data Movement in Disaggregated Systems.https://doi.org/10.48550/arXiv.2301.00414, , , , , , :
DaeMon: Architectural Support for Efficient Data Movement in Disaggregated Systems. CoRR abs/2301.00414 ()]]>https://dblp.org/rec/journals/corr/abs-2301-00414Sun, 01 Jan 2023 00:00:00 +0100 Architectural Support for Efficient Data Movement in Disaggregated Systems.https://doi.org/10.48550/arXiv.2301.09674, , , , , , :
Architectural Support for Efficient Data Movement in Disaggregated Systems. CoRR abs/2301.09674 ()]]>https://dblp.org/rec/journals/corr/abs-2301-09674Sun, 01 Jan 2023 00:00:00 +0100 Feature-based SpMV Performance Analysis on Contemporary Devices.https://doi.org/10.48550/arXiv.2302.04225, , , , , :
Feature-based SpMV Performance Analysis on Contemporary Devices. CoRR abs/2302.04225 ()]]>https://dblp.org/rec/journals/corr/abs-2302-04225Sun, 01 Jan 2023 00:00:00 +0100 SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures.https://doi.org/10.1145/3508041, , , , , :
SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures. Proc. ACM Meas. Anal. Comput. Syst. 6(1): 21:1-21:49 ()]]>https://dblp.org/rec/journals/pomacs/GiannoulaFGKGM22Sat, 01 Jan 2022 00:00:00 +0100 Deverlay: Container Snapshots For Virtual Machines.https://doi.org/10.1109/CCGrid54584.2022.00010, , :
Deverlay: Container Snapshots For Virtual Machines. CCGRID : 11-20]]>https://dblp.org/rec/conf/ccgrid/NikolosGK22Sat, 01 Jan 2022 00:00:00 +0100 DAPHNE: An Open and Extensible System Infrastructure for Integrated Data Analysis Pipelines.https://www.cidrdb.org/cidr2022/papers/p4-damme.pdf, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , :
DAPHNE: An Open and Extensible System Infrastructure for Integrated Data Analysis Pipelines. CIDR ]]>https://dblp.org/rec/conf/cidr/DammeBB0BCDDEFG22Sat, 01 Jan 2022 00:00:00 +0100 SparseP: Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures.https://doi.org/10.1109/ISVLSI54635.2022.00063, , , , , :
SparseP: Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures. ISVLSI : 288-291]]>https://dblp.org/rec/conf/isvlsi/GiannoulaFGKGM22Sat, 01 Jan 2022 00:00:00 +0100 DaxVM: Stressing the Limits of Memory as a File Interface.https://doi.org/10.1109/MICRO56248.2022.00037, , , , :
DaxVM: Stressing the Limits of Memory as a File Interface. MICRO : 369-387]]>https://dblp.org/rec/conf/micro/AlvertiKKGS22Sat, 01 Jan 2022 00:00:00 +0100 Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures.https://doi.org/10.1145/3489048.3522661, , , , , :
Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures. SIGMETRICS (Abstracts) : 33-34]]>https://dblp.org/rec/conf/sigmetrics/GiannoulaFGKGM22Sat, 01 Jan 2022 00:00:00 +0100 FaaS in the age of (sub-)μs I/O: a performance analysis of snapshotting.https://doi.org/10.1145/3534056.3534938, , , , , :
FaaS in the age of (sub-)μs I/O: a performance analysis of snapshotting. SYSTOR : 13-25]]>https://dblp.org/rec/conf/systor/KatsakiorisAKNG22Sat, 01 Jan 2022 00:00:00 +0100 SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems.https://arxiv.org/abs/2201.05072, , , , , :
SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems. CoRR abs/2201.05072 ()]]>https://dblp.org/rec/journals/corr/abs-2201-05072Sat, 01 Jan 2022 00:00:00 +0100 Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems.https://doi.org/10.48550/arXiv.2204.00900, , , , , :
Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems. CoRR abs/2204.00900 ()]]>https://dblp.org/rec/journals/corr/abs-2204-00900Sat, 01 Jan 2022 00:00:00 +0100 RCU-HTM: A generic synchronization technique for highly efficient concurrent search trees.https://doi.org/10.1002/cpe.6174, , , :
RCU-HTM: A generic synchronization technique for highly efficient concurrent search trees. Concurr. Comput. Pract. Exp. 33(10) ()]]>https://dblp.org/rec/journals/concurrency/SiakavarasNGK21Fri, 01 Jan 2021 00:00:00 +0100 SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures.https://doi.org/10.1109/HPCA51647.2021.00031, , , , , , , , , :
SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures. HPCA : 263-276]]>https://dblp.org/rec/conf/hpca/GiannoulaVPKFG021Fri, 01 Jan 2021 00:00:00 +0100 Online Weight Pruning Via Adaptive Sparsity Loss.https://doi.org/10.1109/ICIP42928.2021.9506301, , , :
Online Weight Pruning Via Adaptive Sparsity Loss. ICIP : 3517-3521]]>https://dblp.org/rec/conf/icip/RetsinasEGM21Fri, 01 Jan 2021 00:00:00 +0100 CoCoPeLia: Communication-Computation Overlap Prediction for Efficient Linear Algebra on GPUs.https://doi.org/10.1109/ISPASS51385.2021.00015, , , :
CoCoPeLia: Communication-Computation Overlap Prediction for Efficient Linear Algebra on GPUs. ISPASS : 36-47]]>https://dblp.org/rec/conf/ispass/AnastasiadisPGK21Fri, 01 Jan 2021 00:00:00 +0100 Modeling the Scalability of the EuroExa Reconfigurable Accelerators - Preliminary Results - Invited Paper.https://doi.org/10.1007/978-3-031-04580-6_22, , , , :
Modeling the Scalability of the EuroExa Reconfigurable Accelerators - Preliminary Results - Invited Paper. SAMOS : 331-341]]>https://dblp.org/rec/conf/samos/MiliadisMPGP21Fri, 01 Jan 2021 00:00:00 +0100 CF '21: Computing Frontiers Conference, Virtual Event, Italy, May 11-13, 2021.https://doi.org/10.1145/3457388, , , :
CF '21: Computing Frontiers Conference, Virtual Event, Italy, May 11-13, 2021. ACM , ISBN 978-1-4503-8404-9 [contents]]]>https://dblp.org/rec/conf/cf/2021Fri, 01 Jan 2021 00:00:00 +0100 SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures.https://arxiv.org/abs/2101.07557, , , , , , , , , :
SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures. CoRR abs/2101.07557 ()]]>https://dblp.org/rec/journals/corr/abs-2101-07557Fri, 01 Jan 2021 00:00:00 +0100 Leveraging Blockchain Technology to Break the Cloud Computing Market Monopoly.https://doi.org/10.3390/computers9010009, , , :
Leveraging Blockchain Technology to Break the Cloud Computing Market Monopoly. Comput. 9(1): 9 ()]]>https://dblp.org/rec/journals/computers/BakogiannisMDG20Wed, 01 Jan 2020 00:00:00 +0100 Enhancing and Exploiting Contiguity for Fast Memory Virtualization.https://doi.org/10.1109/ISCA45697.2020.00050, , , , , , :
Enhancing and Exploiting Contiguity for Fast Memory Virtualization. ISCA : 515-528]]>https://dblp.org/rec/conf/isca/AlvertiPKGNGK20Wed, 01 Jan 2020 00:00:00 +0100 Efficient Concurrent Range Queries in B+-trees using RCU-HTM.https://doi.org/10.1145/3350755.3400237, , , , :
Efficient Concurrent Range Queries in B+-trees using RCU-HTM. SPAA : 571-573]]>https://dblp.org/rec/conf/spaa/SiakavarasBNGK20Wed, 01 Jan 2020 00:00:00 +0100 Weight Pruning via Adaptive Sparsity Loss.https://arxiv.org/abs/2006.02768, , , :
Weight Pruning via Adaptive Sparsity Loss. CoRR abs/2006.02768 ()]]>https://dblp.org/rec/journals/corr/abs-2006-02768Wed, 01 Jan 2020 00:00:00 +0100 Efficient accelerator sharing in virtualized environments: A Xeon Phi use-case.https://doi.org/10.1016/j.jss.2018.12.029, , :
Efficient accelerator sharing in virtualized environments: A Xeon Phi use-case. J. Syst. Softw. 150: 37-50 ()]]>https://dblp.org/rec/journals/jss/GerangelosGK19Tue, 01 Jan 2019 00:00:00 +0100 RecNets: Channel-wise Recurrent Convolutional Neural Networks.https://bmvc2019.org/wp-content/uploads/papers/1073-paper.pdf, , , :
RecNets: Channel-wise Recurrent Convolutional Neural Networks. BMVC : 22]]>https://dblp.org/rec/conf/bmvc/RetsinasEGM19Tue, 01 Jan 2019 00:00:00 +0100 An adaptive concurrent priority queue for NUMA architectures.https://doi.org/10.1145/3310273.3323164, , , , :
An adaptive concurrent priority queue for NUMA architectures. CF : 135-144]]>https://dblp.org/rec/conf/cf/StratiGSGK19Tue, 01 Jan 2019 00:00:00 +0100 CloudAgora: Democratizing the Cloud.https://doi.org/10.1007/978-3-030-23404-1_10, , , :
CloudAgora: Democratizing the Cloud. ICBC : 142-156]]>https://dblp.org/rec/conf/icbc/DokaBMG19Tue, 01 Jan 2019 00:00:00 +0100 DICER: Diligent Cache Partitioning for Efficient Workload Consolidation.https://doi.org/10.1145/3337821.3337891, , , , , :
DICER: Diligent Cache Partitioning for Efficient Workload Consolidation. ICPP : 15:1-15:10]]>https://dblp.org/rec/conf/icpp/NikasPGKGK19Tue, 01 Jan 2019 00:00:00 +0100 ACTiManager: An end-to-end interference-aware cloud resource manager.https://doi.org/10.1145/3366627.3368114, , , , , , , , , :
ACTiManager: An end-to-end interference-aware cloud resource manager. Middleware Demos/Posters : 27-28]]>https://dblp.org/rec/conf/middleware/PsomadakisGSPVS19Tue, 01 Jan 2019 00:00:00 +0100 On the Performance and Energy Efficiency of Sparse Matrix-Vector Multiplication on FPGAs.https://doi.org/10.3233/APC200092, , , , :
On the Performance and Energy Efficiency of Sparse Matrix-Vector Multiplication on FPGAs. PARCO : 624-633]]>https://dblp.org/rec/conf/parco/MpakosPAGK19Tue, 01 Jan 2019 00:00:00 +0100 BASMAT: bottleneck-aware sparse matrix-vector multiplication auto-tuning on GPGPUs.https://doi.org/10.1145/3293883.3301490, , :
BASMAT: bottleneck-aware sparse matrix-vector multiplication auto-tuning on GPGPUs. PPoPP : 423-424]]>https://dblp.org/rec/conf/ppopp/ElafrouGK19Tue, 01 Jan 2019 00:00:00 +0100 Conflict-free symmetric sparse matrix-vector multiplication on multicore architectures.https://doi.org/10.1145/3295500.3356148, , :
Conflict-free symmetric sparse matrix-vector multiplication on multicore architectures. SC : 48:1-48:15]]>https://dblp.org/rec/conf/sc/ElafrouGK19Tue, 01 Jan 2019 00:00:00 +0100 Building Ad-Hoc Clouds with CloudAgora.https://doi.org/10.1109/SRDS47363.2019.00050, , , :
Building Ad-Hoc Clouds with CloudAgora. SRDS : 360-362]]>https://dblp.org/rec/conf/srds/BakogiannisMDG19Tue, 01 Jan 2019 00:00:00 +0100 RecNets: Channel-wise Recurrent Convolutional Neural Networks.http://arxiv.org/abs/1905.11910, , , :
RecNets: Channel-wise Recurrent Convolutional Neural Networks. CoRR abs/1905.11910 ()]]>https://dblp.org/rec/journals/corr/abs-1905-11910Tue, 01 Jan 2019 00:00:00 +0100 A distributed modular platform for the development of cloud based applications.https://doi.org/10.1016/j.future.2017.02.035, , , , , :
A distributed modular platform for the development of cloud based applications. Future Gener. Comput. Syst. 78: 127-141 ()]]>https://dblp.org/rec/journals/fgcs/FylaktopoulosSP18Mon, 01 Jan 2018 00:00:00 +0100 SparseX: A Library for High-Performance Sparse Matrix-Vector Multiplication on Multicore Platforms.https://doi.org/10.1145/3134442, , , , , :
SparseX: A Library for High-Performance Sparse Matrix-Vector Multiplication on Multicore Platforms. ACM Trans. Math. Softw. 44(3): 26:1-26:32 ()]]>https://dblp.org/rec/journals/toms/ElafrouKGKGK18Mon, 01 Jan 2018 00:00:00 +0100 RACCEX: Towards Remote Accelerated Computing Environments.https://doi.org/10.1109/CloudCom2018.2018.00049, , , :
RACCEX: Towards Remote Accelerated Computing Environments. CloudCom : 212-217]]>https://dblp.org/rec/conf/cloudcom/FertakisGGK18Mon, 01 Jan 2018 00:00:00 +0100 Performance Prediction of NUMA Placement: A Machine-Learning Approach.https://doi.org/10.1109/CloudCom2018.2018.00064, , , , , :
Performance Prediction of NUMA Placement: A Machine-Learning Approach. CloudCom : 296-301]]>https://dblp.org/rec/conf/cloudcom/ArapidisKPNGK18Mon, 01 Jan 2018 00:00:00 +0100 Efficient resource management for data centers: the ACTiCLOUD approach.https://doi.org/10.1145/3229631.3236095, , , , , , , , , , :
Efficient resource management for data centers: the ACTiCLOUD approach. SAMOS : 244-246]]>https://dblp.org/rec/conf/samos/KarakostasGLEGK18Mon, 01 Jan 2018 00:00:00 +0100 Combining HTM with RCU to Speed Up Graph Coloring on Multicore Platforms.https://doi.org/10.1007/978-3-319-92040-5_18, , :
Combining HTM with RCU to Speed Up Graph Coloring on Multicore Platforms. ISC : 350-369]]>https://dblp.org/rec/conf/supercomputer/GiannoulaGK18Mon, 01 Jan 2018 00:00:00 +0100 Predictive communication modeling for HPC applications.https://doi.org/10.1007/s10586-017-0821-8, , :
Predictive communication modeling for HPC applications. Clust. Comput. 20(3): 2725-2747 ()]]>https://dblp.org/rec/journals/cluster/PapadopoulouGK17Sun, 01 Jan 2017 00:00:00 +0100 RCU-HTM: Combining RCU with HTM to Implement Highly Efficient Concurrent Binary Search Trees.https://doi.org/10.1109/PACT.2017.17, , , :
RCU-HTM: Combining RCU with HTM to Implement Highly Efficient Concurrent Binary Search Trees. PACT : 1-13]]>https://dblp.org/rec/conf/IEEEpact/SiakavarasNGK17Sun, 01 Jan 2017 00:00:00 +0100 BONSEYES: Platform for Open Development of Systems of Artificial Intelligence: Invited paper.https://doi.org/10.1145/3075564.3076259, , , , , , , , , , , , , , :
BONSEYES: Platform for Open Development of Systems of Artificial Intelligence: Invited paper. Conf. Computing Frontiers : 299-304]]>https://dblp.org/rec/conf/cf/LlewellynnFDFSP17Sun, 01 Jan 2017 00:00:00 +0100 Improving QoS and Utilisation in modern multi-core servers with Dynamic Cache Partitioning.https://doi.org/10.14459/2017md1344298, , , , :
Improving QoS and Utilisation in modern multi-core servers with Dynamic Cache Partitioning. COSH/VisorHPC@HiPEAC : 21-26]]>https://dblp.org/rec/conf/hipeac/PapadakisNKGK17Sun, 01 Jan 2017 00:00:00 +0100 ACTiCLOUD: Enabling the Next Generation of Cloud Applications.https://doi.org/10.1109/ICDCS.2017.252, , , , , , , , , , , , , , , , , , , , :
ACTiCLOUD: Enabling the Next Generation of Cloud Applications. ICDCS : 1836-1845]]>https://dblp.org/rec/conf/icdcs/GoumasNLKAEFFGG17Sun, 01 Jan 2017 00:00:00 +0100 Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Modern Multi- and Many-Core Processors.https://doi.org/10.1109/ICPP.2017.38, , :
Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Modern Multi- and Many-Core Processors. ICPP : 292-301]]>https://dblp.org/rec/conf/icpp/ElafrouGK17Sun, 01 Jan 2017 00:00:00 +0100 Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Intel Xeon Phi.https://doi.org/10.1109/IPDPSW.2017.134, , :
Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Intel Xeon Phi. IPDPS Workshops : 1389-1398]]>https://dblp.org/rec/conf/ipps/ElafrouGK17Sun, 01 Jan 2017 00:00:00 +0100 An efficient and fair scheduling policy for multiprocessor platforms.https://doi.org/10.1109/ISCAS.2017.8050758, , , , :
An efficient and fair scheduling policy for multiprocessor platforms. ISCAS : 1-4]]>https://dblp.org/rec/conf/iscas/MarinakisHNGA17Sun, 01 Jan 2017 00:00:00 +0100 Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Modern Multi- and Many-Core Processors.http://arxiv.org/abs/1711.05487, , :
Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Modern Multi- and Many-Core Processors. CoRR abs/1711.05487 ()]]>https://dblp.org/rec/journals/corr/abs-1711-05487Sun, 01 Jan 2017 00:00:00 +0100 A resource-centric Application Classification Approach.https://doi.org/10.14459/2016md1286948, , , :
A resource-centric Application Classification Approach. COSH@HiPEAC : 7-12]]>https://dblp.org/rec/conf/hipeac/HaritatosNGK16Fri, 01 Jan 2016 00:00:00 +0100 Contention-Aware Scheduling Policies for Fairness and Throughput.https://doi.org/10.3233/978-1-61499-730-6-22, , , , :
Contention-Aware Scheduling Policies for Fairness and Throughput. COSH@HiPEAC (extended versions) : 22-45]]>https://dblp.org/rec/conf/hipeac/HaritatosPNGK16Fri, 01 Jan 2016 00:00:00 +0100 Massively Concurrent Red-Black Trees with Hardware Transactional Memory.https://doi.org/10.1109/PDP.2016.65, , , :
Massively Concurrent Red-Black Trees with Hardware Transactional Memory. PDP : 127-134]]>https://dblp.org/rec/conf/pdp/SiakavarasNGK16Fri, 01 Jan 2016 00:00:00 +0100 Improving virtual host efficiency through resource and interference aware scheduling.http://arxiv.org/abs/1601.07400, , , , :
Improving virtual host efficiency through resource and interference aware scheduling. CoRR abs/1601.07400 ()]]>https://dblp.org/rec/journals/corr/AngelouKAGK16Fri, 01 Jan 2016 00:00:00 +0100 CIRANO: An Integrated Programming Environment for Multi-tier Cloud Based Applications.https://doi.org/10.1016/j.procs.2015.09.222, , , , , :
CIRANO: An Integrated Programming Environment for Multi-tier Cloud Based Applications. Cloud Forward : 42-52]]>https://dblp.org/rec/conf/cloudforward/FylaktopoulosGS15Thu, 01 Jan 2015 00:00:00 +0100 A Machine-Learning Approach for Communication Prediction of Large-Scale Applications.https://doi.org/10.1109/CLUSTER.2015.27, , :
A Machine-Learning Approach for Communication Prediction of Large-Scale Applications. CLUSTER : 120-123]]>https://dblp.org/rec/conf/cluster/PapadopoulouGK15Thu, 01 Jan 2015 00:00:00 +0100 A lightweight optimization selection method for Sparse Matrix-Vector Multiplication.http://arxiv.org/abs/1511.02494, , :
A lightweight optimization selection method for Sparse Matrix-Vector Multiplication. CoRR abs/1511.02494 ()]]>https://dblp.org/rec/journals/corr/ElafrouGK15Thu, 01 Jan 2015 00:00:00 +0100 LCA: a memory link and cache-aware co-scheduling approach for CMPs.https://doi.org/10.1145/2628071.2628123, , , , , :
LCA: a memory link and cache-aware co-scheduling approach for CMPs. PACT : 469-470]]>https://dblp.org/rec/conf/IEEEpact/HaritatosGANKK14Wed, 01 Jan 2014 00:00:00 +0100 An Extended Compression Format for the Optimization of Sparse Matrix-Vector Multiplication.https://doi.org/10.1109/TPDS.2012.290, , , , :
An Extended Compression Format for the Optimization of Sparse Matrix-Vector Multiplication. IEEE Trans. Parallel Distributed Syst. 24(10): 1930-1940 ()]]>https://dblp.org/rec/journals/tpds/KarakasisGKGK13Tue, 01 Jan 2013 00:00:00 +0100 Improving the Performance of the Symmetric Sparse Matrix-Vector Multiplication in Multicore.https://doi.org/10.1109/IPDPS.2013.43, , , , :
Improving the Performance of the Symmetric Sparse Matrix-Vector Multiplication in Multicore. IPDPS : 273-283]]>https://dblp.org/rec/conf/ipps/GkountouvasKKGK13Tue, 01 Jan 2013 00:00:00 +0100 Using State-of-the-Art Sparse Matrix Optimizations for Accelerating the Performance of Multiphysics Simulations.https://doi.org/10.1007/978-3-642-36803-5_40, , , , , :
Using State-of-the-Art Sparse Matrix Optimizations for Accelerating the Performance of Multiphysics Simulations. PARA : 531-535]]>https://dblp.org/rec/conf/para/KarakasisGNKRR12Sun, 01 Jan 2012 00:00:00 +0100 User Adaptation in a Hybrid MT System - Feeding User Corrections into Synchronous Grammars and System Dictionaries.https://doi.org/10.1007/978-3-642-32790-2_44, , , , , :
User Adaptation in a Hybrid MT System - Feeding User Corrections into Synchronous Grammars and System Dictionaries. TSD : 362-369]]>https://dblp.org/rec/conf/tsd/PreussKSGAK12Sun, 01 Jan 2012 00:00:00 +0100 CSX: an extended compression format for spmv on shared memory systems.https://doi.org/10.1145/1941553.1941587, , , :
CSX: an extended compression format for spmv on shared memory systems. PPoPP : 247-256]]>https://dblp.org/rec/conf/ppopp/KourtisKGK11Sat, 01 Jan 2011 00:00:00 +0100 Exploiting compression opportunities to improve SpMxV performance on shared memory systems.https://doi.org/10.1145/1880037.1880041, , :
Exploiting compression opportunities to improve SpMxV performance on shared memory systems. ACM Trans. Archit. Code Optim. 7(3): 16:1-16:31 ()]]>https://dblp.org/rec/journals/taco/KourtisGK10Fri, 01 Jan 2010 00:00:00 +0100 Exploring I/O Virtualization Data Paths for MPI Applications in a Cluster of VMs: A Networking Perspective.https://doi.org/10.1007/978-3-642-21878-1_82, , :
Exploring I/O Virtualization Data Paths for MPI Applications in a Cluster of VMs: A Networking Perspective. Euro-Par Workshops : 665-671]]>https://dblp.org/rec/conf/europar/NanosGK10Fri, 01 Jan 2010 00:00:00 +0100 Solving the advection PDE on the cell broadband engine.https://doi.org/10.1109/IPDPSW.2010.5470761, , , , , :
Solving the advection PDE on the cell broadband engine. IPDPS Workshops : 1-8]]>https://dblp.org/rec/conf/ipps/RokosPKGKK10Fri, 01 Jan 2010 00:00:00 +0100 Accurate microRNA target prediction correlates with protein repression levels.https://doi.org/10.1186/1471-2105-10-295, , , , , , , , , , , , , , , :
Accurate microRNA target prediction correlates with protein repression levels. BMC Bioinform. 10: 295 ()]]>https://dblp.org/rec/journals/bmcbi/MaragkakisAPRDGGKKSSVKSTH09Thu, 01 Jan 2009 00:00:00 +0100 DIANA-microT web server: elucidating microRNA functions through target prediction.https://doi.org/10.1093/nar/gkp292, , , , , , , , , , , , , , :
DIANA-microT web server: elucidating microRNA functions through target prediction. Nucleic Acids Res. 37(Web-Server-Issue): 273-276 ()]]>https://dblp.org/rec/journals/nar/MaragkakisRSAPDGGKKVKSTH09Thu, 01 Jan 2009 00:00:00 +0100 Performance evaluation of the sparse matrix-vector multiplication on modern architectures.https://doi.org/10.1007/s11227-008-0251-8, , , , :
Performance evaluation of the sparse matrix-vector multiplication on modern architectures. J. Supercomput. 50(1): 36-77 ()]]>https://dblp.org/rec/journals/tjs/GoumasKAKK09Thu, 01 Jan 2009 00:00:00 +0100 Communication-Aware Supernode Shape.https://doi.org/10.1109/TPDS.2008.114, , :
Communication-Aware Supernode Shape. IEEE Trans. Parallel Distributed Syst. 20(4): 498-511 ()]]>https://dblp.org/rec/journals/tpds/GoumasDK09Thu, 01 Jan 2009 00:00:00 +0100 Overlapping computation and communication in SMT clusters with commodity interconnects.https://doi.org/10.1109/CLUSTR.2009.5289174, , , :
Overlapping computation and communication in SMT clusters with commodity interconnects. CLUSTER : 1-10]]>https://dblp.org/rec/conf/cluster/GoumasAKI09Thu, 01 Jan 2009 00:00:00 +0100 A Comparative Study of Blocking Storage Methods for Sparse Matrices on Multicore Architectures.https://doi.org/10.1109/CSE.2009.223, , :
A Comparative Study of Blocking Storage Methods for Sparse Matrices on Multicore Architectures. CSE (1) : 247-256]]>https://dblp.org/rec/conf/cse/KarakasisGK09Thu, 01 Jan 2009 00:00:00 +0100 GridNews: A distributed automatic Greek broadcast transcription system.https://doi.org/10.1109/ICASSP.2009.4959984, , , , , :
GridNews: A distributed automatic Greek broadcast transcription system. ICASSP : 1917-1920]]>https://dblp.org/rec/conf/icassp/DimitriadisMKGMK09Thu, 01 Jan 2009 00:00:00 +0100 Perfomance Models for Blocked Sparse Matrix-Vector Multiplication Kernels.https://doi.org/10.1109/ICPP.2009.21, , :
Perfomance Models for Blocked Sparse Matrix-Vector Multiplication Kernels. ICPP : 356-364]]>https://dblp.org/rec/conf/icpp/KarakasisGK09Thu, 01 Jan 2009 00:00:00 +0100 Employing Transactional Memory and Helper Threads to Speedup Dijkstra's Algorithm.https://doi.org/10.1109/ICPP.2009.60, , , :
Employing Transactional Memory and Helper Threads to Speedup Dijkstra's Algorithm. ICPP : 388-395]]>https://dblp.org/rec/conf/icpp/NikasAGK09Thu, 01 Jan 2009 00:00:00 +0100 Early experiences on accelerating Dijkstra's algorithm using transactional memory.https://doi.org/10.1109/IPDPS.2009.5161103, , , :
Early experiences on accelerating Dijkstra's algorithm using transactional memory. IPDPS : 1-8]]>https://dblp.org/rec/conf/ipps/AnastopoulosNGK09Thu, 01 Jan 2009 00:00:00 +0100 Exploring the effect of block shapes on the performance of sparse kernels.https://doi.org/10.1109/IPDPS.2009.5161159, , :
Exploring the effect of block shapes on the performance of sparse kernels. IPDPS : 1-8]]>https://dblp.org/rec/conf/ipps/KarakasisGK09Thu, 01 Jan 2009 00:00:00 +0100 Optimizing sparse matrix-vector multiplication using index and value compression.https://doi.org/10.1145/1366230.1366244, , :
Optimizing sparse matrix-vector multiplication using index and value compression. Conf. Computing Frontiers : 87-96]]>https://dblp.org/rec/conf/cf/KourtisGK08Tue, 01 Jan 2008 00:00:00 +0100 Improving the Performance of Multithreaded Sparse Matrix-Vector Multiplication Using Index and Value Compression.https://doi.org/10.1109/ICPP.2008.62, , :
Improving the Performance of Multithreaded Sparse Matrix-Vector Multiplication Using Index and Value Compression. ICPP : 511-519]]>https://dblp.org/rec/conf/icpp/KourtisGK08Tue, 01 Jan 2008 00:00:00 +0100 Evaluation of dynamic scheduling methods in simulations of storm-time ion acceleration.https://doi.org/10.1109/IPDPS.2008.4536483, , , , :
Evaluation of dynamic scheduling methods in simulations of storm-time ion acceleration. IPDPS : 1-8]]>https://dblp.org/rec/conf/ipps/RiakiotakisGKMD08Tue, 01 Jan 2008 00:00:00 +0100 Understanding the Performance of Sparse Matrix-Vector Multiplication.https://doi.org/10.1109/PDP.2008.41, , , , :
Understanding the Performance of Sparse Matrix-Vector Multiplication. PDP : 283-292]]>https://dblp.org/rec/conf/pdp/GoumasKAKK08Tue, 01 Jan 2008 00:00:00 +0100 Coarse-grain Parallel Execution for 2-dimensional PDE Problems.https://doi.org/10.1109/IPDPS.2007.370571, , , :
Coarse-grain Parallel Execution for 2-dimensional PDE Problems. IPDPS : 1-8]]>https://dblp.org/rec/conf/ipps/GoumasDKK07Mon, 01 Jan 2007 00:00:00 +0100 Message-passing code generation for non-rectangular tiling transformations.https://doi.org/10.1016/j.parco.2006.07.003, , , :
Message-passing code generation for non-rectangular tiling transformations. Parallel Comput. 32(10): 711-732 ()]]>https://dblp.org/rec/journals/pc/GoumasDAK06Sun, 01 Jan 2006 00:00:00 +0100 Selecting the tile shape to reduce the total communication volume.https://doi.org/10.1109/IPDPS.2006.1639377, , :
Selecting the tile shape to reduce the total communication volume. IPDPS ]]>https://dblp.org/rec/conf/ipps/DrosinosGK06Sun, 01 Jan 2006 00:00:00 +0100 Automatic parallel code generation for tiled nested loops.https://doi.org/10.1145/967900.968184, , , :
Automatic parallel code generation for tiled nested loops. SAC : 1412-1419]]>https://dblp.org/rec/conf/sac/GoumasDAK04Thu, 01 Jan 2004 00:00:00 +0100 A pipelined schedule to minimize completion time for loop tiling with computation and communication overlapping.https://doi.org/10.1016/S0743-7315(03)00102-3, , :
A pipelined schedule to minimize completion time for loop tiling with computation and communication overlapping. J. Parallel Distributed Comput. 63(11): 1138-1151 ()]]>https://dblp.org/rec/journals/jpdc/KozirisSG03Wed, 01 Jan 2003 00:00:00 +0100 An Efficient Code Generation Technique for Tiled Iteration Spaces.https://doi.org/10.1109/TPDS.2003.1239870, , :
An Efficient Code Generation Technique for Tiled Iteration Spaces. IEEE Trans. Parallel Distributed Syst. 14(10): 1021-1034 ()]]>https://dblp.org/rec/journals/tpds/GoumasAK03Wed, 01 Jan 2003 00:00:00 +0100 Delivering High Performance to Parallel Applications Using Advanced Scheduling.https://dblp.org/pid/74/3246.html, , , :
Delivering High Performance to Parallel Applications Using Advanced Scheduling. PARCO : 233-240]]>https://dblp.org/rec/conf/parco/DrosinosGAK03Wed, 01 Jan 2003 00:00:00 +0100 Code Generation Methods for Tiling Transformations .http://www.iis.sinica.edu.tw/page/jise/2002/200209_02.html, , :
Code Generation Methods for Tiling Transformations . J. Inf. Sci. Eng. 18(5): 667-691 ()]]>https://dblp.org/rec/journals/jise/GoumasAK02Tue, 01 Jan 2002 00:00:00 +0100 Compiling Tiled Iteration Spaces for Clusters.https://doi.org/10.1109/CLUSTR.2002.1137768, , , :
Compiling Tiled Iteration Spaces for Clusters. CLUSTER : 360-369]]>https://dblp.org/rec/conf/cluster/GoumasDAK02Tue, 01 Jan 2002 00:00:00 +0100 Data Parallel Code Generation for Arbitrarily Tiled Loop Nests.https://dblp.org/pid/74/3246.html, , , :
Data Parallel Code Generation for Arbitrarily Tiled Loop Nests. PDPTA : 610-616]]>https://dblp.org/rec/conf/pdpta/GoumasDAK02Tue, 01 Jan 2002 00:00:00 +0100 Automatic code generation for executing tiled nested loops onto parallel architectures.https://doi.org/10.1145/508791.508961, , :
Automatic code generation for executing tiled nested loops onto parallel architectures. SAC : 876-881]]>https://dblp.org/rec/conf/sac/GoumasAK02Tue, 01 Jan 2002 00:00:00 +0100 Minimizing Completion Time for Loop Tiling with Computation and Communication Overlapping.https://doi.org/10.1109/IPDPS.2001.924976, , :
Minimizing Completion Time for Loop Tiling with Computation and Communication Overlapping. IPDPS : 39]]>https://dblp.org/rec/conf/ipps/GoumasSK01Mon, 01 Jan 2001 00:00:00 +0100 Evaluation of Loop Grouping Methods Based on Orthogonal Projection Spaces.https://doi.org/10.1109/ICPP.2000.876163, , , , :
Evaluation of Loop Grouping Methods Based on Orthogonal Projection Spaces. ICPP : 469-476]]>https://dblp.org/rec/conf/icpp/DrositisGKTP00Sat, 01 Jan 2000 00:00:00 +0100