Chaojie He Zi Wang Feibin Xiang Zhuoyu Dai Yifan He Jinshan Yue Yongpan Liu LSAC: A Low-Power Adder Tree for Digital Computing-in-Memory by Sparsity and Approximate Circuits Co-Design. 852-856 2024 February 71 IEEE Trans. Circuits Syst. II Express Briefs 2 https://doi.org/10.1109/TCSII.2023.3304752 db/journals/tcasII/tcasII71.html#HeWXDHYL24
Zhuoyu Dai Feibin Xiang Chaojie He Zi Wang Woyu Zhang Yi Li Jinshan Yue Dashan Shang A Scalable Small-Footprint Time-Space-Pipelined Architecture for Reservoir Computing. 3069-3073 2023 August 70 IEEE Trans. Circuits Syst. II Express Briefs 8 https://doi.org/10.1109/TCSII.2023.3252802 db/journals/tcasII/tcasII70.html#DaiXHWZLYS23