Grant Ayers: Optimizing processor architectures for warehouse-scale computers. (2019)phd/us/Ayers19Optimizing processor architectures for warehouse-scale computers.1Grant Ayers1Stanford University, USA2019provenance information for RDF data of dblp record 'phd/us/Ayers19'2022-09-02T08:45:46+0200