José Luis NevesEby G. FriedmanDesign methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew.286-29119964IEEE Trans. Very Large Scale Integr. Syst.2https://doi.org/10.1109/92.502201db/journals/tvlsi/tvlsi4.html#NevesF96