Daniel Fallnich et al.: Efficient ASIC Architecture for Low Latency Classic McEliece Decoding. (2024)journals/tches/FallnichLZG2410.46586/TCHES.V2024.I2.403-425Efficient ASIC Architecture for Low Latency Classic McEliece Decoding.4Daniel Fallnich1Christian Lanius2Shutao Zhang3Tobias Gemmeke4403-425IACR Trans. Cryptogr. Hardw. Embed. Syst.IACR Trans. Cryptogr. Hardw. Embed. Syst.202422024provenance information for RDF data of dblp record 'journals/tches/FallnichLZG24'2024-06-08T13:14:59+0200