Zhen Gao 0005Jiajun XiaoQiang Liu 0011Anees UllahPedro ReviriegoA Methodology for the Design of Fault Tolerant Parallel Digital Channelizers on SRAM-FPGAs.2003-20152023May70IEEE Trans. Circuits Syst. I Regul. Pap.5https://doi.org/10.1109/TCSI.2023.3239040db/journals/tcasI/tcasI70.html#GaoXLUR23