Zhen Gao et al.: A Methodology for the Design of Fault Tolerant Parallel Digital Channelizers on SRAM-FPGAs. (2023)journals/tcasI/GaoXLUR2310.1109/TCSI.2023.3239040A Methodology for the Design of Fault Tolerant Parallel Digital Channelizers on SRAM-FPGAs.5Zhen Gao 00051Jiajun Xiao2Qiang Liu 00113Anees Ullah4Pedro Reviriego52003-2015IEEE Trans. Circuits Syst. I Regul. Pap.IEEE Trans. Circuits Syst. I Regul. Pap.7052023--05provenance information for RDF data of dblp record 'journals/tcasI/GaoXLUR23'2023-05-17T21:55:52+0200