default search action
BibTeX record journals/tcas/KhaleghiA18
@article{DBLP:journals/tcas/KhaleghiA18, author = {Behnam Khaleghi and Hossein Asadi}, title = {A Resistive RAM-Based {FPGA} Architecture Equipped With Efficient Programming Circuitry}, journal = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.}, volume = {65-I}, number = {7}, pages = {2196--2209}, year = {2018}, url = {https://doi.org/10.1109/TCSI.2017.2778113}, doi = {10.1109/TCSI.2017.2778113}, timestamp = {Fri, 14 May 2021 08:28:19 +0200}, biburl = {https://dblp.org/rec/journals/tcas/KhaleghiA18.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.