Matthias Müller et al.: The impact of clock gating schemes on the power dissipation of synthesizable register files. (2004)conf/iscas/MullerWSKS04The impact of clock gating schemes on the power dissipation of synthesizable register files.5Matthias Müller 00021Andreas Wortmann 00022Sven Simon 00013Michael Kugel4Tim Schoenauer5609-612ISCAS (2)ISCAS (2)20042004provenance information for RDF data of dblp record 'conf/iscas/MullerWSKS04'2020-11-27T19:26:08+0100