Sébastien Le Beux et al.: A Design Flow to Map Parallel Applications onto FPGAs. (2007)conf/fpl/BeuxMD0710.1109/FPL.2007.4380727A Design Flow to Map Parallel Applications onto FPGAs.3Sébastien Le Beux1Philippe Marquet2Jean-Luc Dekeyser3605-608FPLFPL20072007provenance information for RDF data of dblp record 'conf/fpl/BeuxMD07'2017-05-21T00:20:37+0200