Anuja Sehgal et al.: Hierarchy-aware and area-efficient test infrastructure design for core-based system chips. (2006)conf/date/SehgalGMC0610.1109/DATE.2006.244140Hierarchy-aware and area-efficient test infrastructure design for core-based system chips.4Anuja Sehgal1Sandeep Kumar Goel2Erik Jan Marinissen3Krishnendu Chakrabarty4285-290DATEDATE20062006provenance information for RDF data of dblp record 'conf/date/SehgalGMC06'2023-03-24T00:02:46+0100