Sándor P. FeketeEkkehard KöhlerJürgen TeichOptimal FPGA module placement with temporal precedence constraints.658-6672001conf/date/2001DATEhttps://doi.org/10.1109/DATE.2001.915093https://doi.ieeecomputersociety.org/10.1109/DATE.2001.915093http://dl.acm.org/citation.cfm?id=367842db/conf/date/date2001.html#FeketeKT01