Alessandro Barenghi et al.: Integrating Side Channel Security in the FPGA Hardware Design Flow. (2020)conf/cosade/BarenghiBFPZ2010.1007/978-3-030-68773-1_13Integrating Side Channel Security in the FPGA Hardware Design Flow.5Alessandro Barenghi1Matteo Brevi2William Fornaciari3Gerardo Pelosi4Davide Zoni5275-290COSADECOSADE20202021provenance information for RDF data of dblp record 'conf/cosade/BarenghiBFPZ20'2021-02-11T11:55:02+0100