iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://dblp.org/pid/91/3194.ris
Provider: Schloss Dagstuhl - Leibniz Center for Informatics Database: dblp computer science bibliography Content:text/plain; charset="utf-8" TY - JOUR ID - DBLP:journals/tcasI/LiuA23 AU - Liu, Jialin AU - Allstot, David J. TI - Compressed Sensing Σ-Δ Modulators and a Recovery Algorithm for Multi-Channel Wireless Bio-Signal Acquisition. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 70 IS - 4 SP - 1429 EP - 1438 PY - 2023/04/ DO - 10.1109/TCSI.2023.3237616 UR - https://doi.org/10.1109/TCSI.2023.3237616 ER - TY - JOUR ID - DBLP:journals/tcasI/0005A23 AU - Liu, Jialin AU - Allstot, David J. TI - A Chopper-Stabilized Switched-Capacitor Front-End for Peripheral Nervous System Recording. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 70 IS - 8 SP - 3065 EP - 3074 PY - 2023// DO - 10.1109/TCSI.2023.3282555 UR - https://doi.org/10.1109/TCSI.2023.3282555 ER - TY - CPAPER ID - DBLP:conf/mwscas/KayyilQA23 AU - Kayyil, Ajmal Vadakkan AU - Qiao, Bo AU - Allstot, David J. TI - A Digitally Configurable Outphasing Switched-Capacitor-Based RF Transmitter. BT - 66th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2023, Tempe, AZ, USA, August 6-9, 2023 SP - 664 EP - 668 PY - 2023// DO - 10.1109/MWSCAS57524.2023.10406097 UR - https://doi.org/10.1109/MWSCAS57524.2023.10406097 ER - TY - CPAPER ID - DBLP:conf/cicc/AllstotMT22 AU - Allstot, David J. AU - Moon, Un-Ku AU - Temes, Gabor C. TI - Switched-Capacitor Circuits. BT - IEEE Custom Integrated Circuits Conference, CICC 2022, Newport Beach, CA, USA, April 24-27, 2022 SP - 1 EP - 8 PY - 2022// DO - 10.1109/CICC53496.2022.9772858 UR - https://doi.org/10.1109/CICC53496.2022.9772858 ER - TY - CPAPER ID - DBLP:conf/biocas/LiuA21 AU - Liu, Jialin AU - Allstot, David J. TI - A Switched-Capacitor Closed-Loop Integration Sampling Front-End for Peripheral Nerve Recording. BT - IEEE Biomedical Circuits and Systems Conference, BioCAS 2021, Berlin, Germany, October 7-9, 2021 SP - 1 EP - 4 PY - 2021// DO - 10.1109/BIOCAS49922.2021.9645017 UR - https://doi.org/10.1109/BioCAS49922.2021.9645017 ER - TY - CPAPER ID - DBLP:conf/iscas/KayyilQA21 AU - Kayyil, Ajmal Vadakkan AU - Qiao, Bo AU - Allstot, David J. TI - Linearity Improvement Techniques for CMOS Switched-Capacitor Power Amplifiers. BT - IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, South Korea, May 22-28, 2021 SP - 1 EP - 5 PY - 2021// DO - 10.1109/ISCAS51556.2021.9401494 UR - https://doi.org/10.1109/ISCAS51556.2021.9401494 ER - TY - CPAPER ID - DBLP:conf/iscas/LiuA21 AU - Liu, Jialin AU - Allstot, David J. TI - Compressed Sensing Σ-Δ Modulators and Recovery Algorithm for Multi-Channel Bio-Signal Acquisition. BT - IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, South Korea, May 22-28, 2021 SP - 1 EP - 4 PY - 2021// DO - 10.1109/ISCAS51556.2021.9401079 UR - https://doi.org/10.1109/ISCAS51556.2021.9401079 ER - TY - CPAPER ID - DBLP:conf/iscas/QiaoKWA21 AU - Qiao, Bo AU - Kayyil, Ajmal Vadakkan AU - Walling, Jeffrey S. AU - Allstot, David J. TI - I/Q-Sharing Switched-Capacitor Power Amplifier with Baseband Harmonic-Rejection and Wilkinson Combiner. BT - IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, South Korea, May 22-28, 2021 SP - 1 EP - 4 PY - 2021// DO - 10.1109/ISCAS51556.2021.9401455 UR - https://doi.org/10.1109/ISCAS51556.2021.9401455 ER - TY - CPAPER ID - DBLP:conf/iscas/AueamnuayKLTA20 AU - Aueamnuay, Chaiyanut AU - Kayyil, Ajmal Vadakkan AU - Liu, Jialin AU - Thota, Narayana Bhagirath AU - Allstot, David J. TI - gm/ID Design Considerations for Subthreshold-Based CMOS Two-Stage Operational Amplifiers. BT - IEEE International Symposium on Circuits and Systems, ISCAS 2020, Sevilla, Spain, October 10-21, 2020 SP - 1 EP - 5 PY - 2020// DO - 10.1109/ISCAS45731.2020.9180576 UR - https://doi.org/10.1109/ISCAS45731.2020.9180576 ER - TY - CPAPER ID - DBLP:conf/iscas/AueamnuayKTVA20 AU - Aueamnuay, Chaiyanut AU - Kayyil, Ajmal Vadakkan AU - Thota, Narayana Bhagirath AU - Venkatachala, Praveen Kumar AU - Allstot, David J. TI - gm/ID-Based Frequency Compensation of CMOS Two-Stage Operational Amplifiers. BT - IEEE International Symposium on Circuits and Systems, ISCAS 2020, Sevilla, Spain, October 10-21, 2020 SP - 1 EP - 5 PY - 2020// DO - 10.1109/ISCAS45731.2020.9180575 UR - https://doi.org/10.1109/ISCAS45731.2020.9180575 ER - TY - CPAPER ID - DBLP:conf/iscas/SeddighradPXMCA20 AU - Seddighrad, Parmoon AU - Palaskas, Yorgos AU - Xu, Hongtao AU - Madoglio, Paolo AU - Chandrashekar, Kailash AU - Allstot, David J. TI - Transformer-Combining Digital PA with Efficiency Peaking at 0, -6, and -12 dB Backoff in 32nm CMOS. BT - IEEE International Symposium on Circuits and Systems, ISCAS 2020, Sevilla, Spain, October 10-21, 2020 SP - 1 EP - 4 PY - 2020// DO - 10.1109/ISCAS45731.2020.9180467 UR - https://doi.org/10.1109/ISCAS45731.2020.9180467 ER - TY - CPAPER ID - DBLP:conf/isscc/YooHWAY20 AU - Yoo, Si-Wook AU - Hung, Shih-Chang AU - Walling, Jeffrey S. AU - Allstot, David J. AU - Yoo, Sang-Min TI - 10.7 A 0.26mm2 DPD-Less Quadrature Digital Transmitter With 30dB Pout Range in 65nm CMOS. BT - 2020 IEEE International Solid- State Circuits Conference, ISSCC 2020, San Francisco, CA, USA, February 16-20, 2020 SP - 184 EP - 186 PY - 2020// DO - 10.1109/ISSCC19947.2020.9063070 UR - https://doi.org/10.1109/ISSCC19947.2020.9063070 ER - TY - CPAPER ID - DBLP:conf/mwscas/LiuA20 AU - Liu, Jialin AU - Allstot, David J. TI - Windowed Integration Sampling in Bio-Signal Front-End Design. BT - 63rd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2020, Springfield, MA, USA, August 9-12, 2020 SP - 529 EP - 532 PY - 2020// DO - 10.1109/MWSCAS48704.2020.9184500 UR - https://doi.org/10.1109/MWSCAS48704.2020.9184500 ER - TY - CPAPER ID - DBLP:conf/iscas/KayyilRYAY19 AU - Kayyil, Ajmal Vadakkan AU - Ramakrishna, Pavan Kumar AU - Yong, OnnLim AU - Allstot, David J. AU - Yang, Howard C. TI - A Two-Stage CMOS OTA with Load-Pole Cancellation. BT - IEEE International Symposium on Circuits and Systems, ISCAS 2019, Sapporo, Japan, May 26-29, 2019 SP - 1 EP - 5 PY - 2019// DO - 10.1109/ISCAS.2019.8702347 UR - https://doi.org/10.1109/ISCAS.2019.8702347 ER - TY - CPAPER ID - DBLP:conf/mwscas/KuoRKA19 AU - Kuo, Yu-Wen AU - Ramakrishna, Pavan Kumar AU - Kayyil, Ajmal Vadakkan AU - Allstot, David J. TI - Low-Voltage Tracking RC Frequency Compensation in Two-Stage Operational Amplifiers*. BT - 62nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2019, Dallas, TX, USA, August 4-7, 2019 SP - 782 EP - 785 PY - 2019// DO - 10.1109/MWSCAS.2019.8885045 UR - https://doi.org/10.1109/MWSCAS.2019.8885045 ER - TY - JOUR ID - DBLP:journals/tcas/KunduGAP17 AU - Kundu, Sandipan AU - Gupta, Subhanshu AU - Allstot, David J. AU - Paramesh, Jeyanandh TI - Frequency-Channelized Mismatch-Shaped Quadrature Data Converters for Carrier Aggregation in MU-MIMO LTE-A. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 64-I IS - 1 SP - 3 EP - 13 PY - 2017// DO - 10.1109/TCSI.2016.2603442 UR - https://doi.org/10.1109/TCSI.2016.2603442 ER - TY - CPAPER ID - DBLP:conf/mwscas/KunduGAP15 AU - Kundu, Sandipan AU - Gupta, Subhanshu AU - Allstot, David J. AU - Paramesh, Jeyanandh TI - DAC mismatch shaping for quadrature sigma-delta data converters. BT - IEEE 58th International Midwest Symposium on Circuits and Systems, MWSCAS 2015, Fort Collins, CO, USA, August 2-5, 2015 SP - 1 EP - 4 PY - 2015// DO - 10.1109/MWSCAS.2015.7282149 UR - https://doi.org/10.1109/MWSCAS.2015.7282149 ER - TY - JOUR ID - DBLP:journals/jssc/GangopadhyayADNGA14 AU - Gangopadhyay, Daibashish AU - Allstot, Emily G. AU - Dixon, Anna M. R. AU - Natarajan, Karthik AU - Gupta, Subhanshu AU - Allstot, David J. TI - Compressed Sensing Analog Front-End for Bio-Sensor Applications. JO - IEEE J. Solid State Circuits VL - 49 IS - 2 SP - 426 EP - 438 PY - 2014// DO - 10.1109/JSSC.2013.2284673 UR - https://doi.org/10.1109/JSSC.2013.2284673 ER - TY - JOUR ID - DBLP:journals/jssc/YooWDJSRA13 AU - Yoo, Sang-Min AU - Walling, Jeffrey S. AU - Degani, Ofir AU - Jann, Benjamin AU - Sadhwani, Ram AU - Rudell, Jacques Christophe AU - Allstot, David J. TI - A Class-G Switched-Capacitor RF Power Amplifier. JO - IEEE J. Solid State Circuits VL - 48 IS - 5 SP - 1212 EP - 1224 PY - 2013// DO - 10.1109/JSSC.2013.2252754 UR - https://doi.org/10.1109/JSSC.2013.2252754 ER - TY - JOUR ID - DBLP:journals/cm/WallingYA12 AU - Walling, Jeffrey S. AU - Yoo, Sang-Min AU - Allstot, David J. TI - Digital power amplifier: A new way to exploit the switched-capacitor circuit. JO - IEEE Commun. Mag. VL - 50 IS - 4 SP - 145 EP - 151 PY - 2012// DO - 10.1109/MCOM.2012.6178848 UR - https://doi.org/10.1109/MCOM.2012.6178848 ER - TY - JOUR ID - DBLP:journals/esticas/AllstotRS12 AU - Allstot, David J. AU - Rovatti, Riccardo AU - Setti, Gianluca TI - Editorial. JO - IEEE J. Emerg. Sel. Topics Circuits Syst. VL - 2 IS - 3 SP - 337 EP - 339 PY - 2012// DO - 10.1109/JETCAS.2012.2228112 UR - https://doi.org/10.1109/JETCAS.2012.2228112 ER - TY - JOUR ID - DBLP:journals/jssc/GuptaGLRA12 AU - Gupta, Subhanshu AU - Gangopadhyay, Daibashish AU - Lakdawala, Hasnain AU - Rudell, Jacques Christophe AU - Allstot, David J. TI - A 0.8-2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass ΣΔ ADC in 0.13 µm CMOS. JO - IEEE J. Solid State Circuits VL - 47 IS - 5 SP - 1141 EP - 1153 PY - 2012// DO - 10.1109/JSSC.2012.2185530 UR - https://doi.org/10.1109/JSSC.2012.2185530 ER - TY - JOUR ID - DBLP:journals/tbcas/DixonAGA12 AU - Dixon, Anna M. R. AU - Allstot, Emily G. AU - Gangopadhyay, Daibashish AU - Allstot, David J. TI - Compressed Sensing System Considerations for ECG and EMG Wireless Biosensors. JO - IEEE Trans. Biomed. Circuits Syst. VL - 6 IS - 2 SP - 156 EP - 166 PY - 2012// DO - 10.1109/TBCAS.2012.2193668 UR - https://doi.org/10.1109/TBCAS.2012.2193668 UR - https://www.wikidata.org/entity/Q43682851 ER - TY - JOUR ID - DBLP:journals/vlsisp/GuptaTPA12 AU - Gupta, Subhanshu AU - Tang, Yi AU - Paramesh, Jeyanandh AU - Allstot, David J. TI - Multi-rate Polyphase DSP and LMS Calibration Schemes for Oversampled ADCs. JO - J. Signal Process. Syst. VL - 69 IS - 3 SP - 329 EP - 338 PY - 2012// DO - 10.1007/S11265-012-0677-3 UR - https://doi.org/10.1007/s11265-012-0677-3 ER - TY - CPAPER ID - DBLP:conf/iscas/MandicGA12 AU - Mandic, Christopher J. AU - Gangopadhyay, Daibashish AU - Allstot, David J. TI - A 1.1µW 2.1µVRMS input noise chopper-stabilized amplifier for bio-medical applications. BT - 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, Korea (South), May 20-23, 2012 SP - 2881 EP - 2884 PY - 2012// DO - 10.1109/ISCAS.2012.6271915 UR - https://doi.org/10.1109/ISCAS.2012.6271915 ER - TY - JOUR ID - DBLP:journals/jssc/YooWWJA11 AU - Yoo, Sang-Min AU - Walling, Jeffrey S. AU - Woo, Eum Chan AU - Jann, Benjamin AU - Allstot, David J. TI - A Switched-Capacitor RF Power Amplifier. JO - IEEE J. Solid State Circuits VL - 46 IS - 12 SP - 2977 EP - 2987 PY - 2011// DO - 10.1109/JSSC.2011.2163469 UR - https://doi.org/10.1109/JSSC.2011.2163469 ER - TY - JOUR ID - DBLP:journals/tcas/AniruddhanSA11 AU - Aniruddhan, Sankaran AU - Shekhar, Sudip AU - Allstot, David J. TI - A CMOS 1.6 GHz Dual-Loop PLL With Fourth-Harmonic Mixing. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 58-I IS - 5 SP - 860 EP - 867 PY - 2011// DO - 10.1109/TCSI.2010.2090565 UR - https://doi.org/10.1109/TCSI.2010.2090565 ER - TY - JOUR ID - DBLP:journals/tcas/ShekharGWA11 AU - Shekhar, Sudip AU - Gangopadhyay, Daibashish AU - Woo, Eum Chan AU - Allstot, David J. TI - A 2.4-GHz Extended-Range Type-I SigmaDelta Fractional-N Synthesizer With 1.8-MHz Loop Bandwidth and -110-dBc/Hz Phase Noise. JO - IEEE Trans. Circuits Syst. II Express Briefs VL - 58-II IS - 8 SP - 472 EP - 476 PY - 2011// DO - 10.1109/TCSII.2011.2158752 UR - https://doi.org/10.1109/TCSII.2011.2158752 ER - TY - CPAPER ID - DBLP:conf/green/NatarajanYAW11 AU - Natarajan, Karthik AU - Yoo, Sang-Min AU - Allstot, David J. AU - Walling, Jeffrey S. TI - Towards greener wireless transmission: Efficient power amplifier design. BT - 2011 International Green Computing Conference and Workshops, IGCC 2012, Orlando, FL, USA, July 25-28, 2011 SP - 1 EP - 4 PY - 2011// DO - 10.1109/IGCC.2011.6008600 UR - https://doi.org/10.1109/IGCC.2011.6008600 UR - https://doi.ieeecomputersociety.org/10.1109/IGCC.2011.6008600 ER - TY - CPAPER ID - DBLP:conf/icassp/GuptaTCPA11 AU - Gupta, Subhanshu AU - Tang, Yi AU - Cheng, Kuang-Wei AU - Paramesh, Jeyanandh AU - Allstot, David J. TI - Multi-rate polyphase DSP and LMS calibration schemes for oversampled data conversion systems. BT - Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011, May 22-27, 2011, Prague Congress Center, Prague, Czech Republic SP - 1585 EP - 1588 PY - 2011// DO - 10.1109/ICASSP.2011.5946799 UR - https://doi.org/10.1109/ICASSP.2011.5946799 ER - TY - CPAPER ID - DBLP:conf/iscas/DixonACGA11 AU - Dixon, Anna M. R. AU - Allstot, Emily G. AU - Chen, Andrew Y. AU - Gangopadhyay, Daibashish AU - Allstot, David J. TI - Compressed sensing reconstruction: Comparative study with applications to ECG bio-signals. BT - International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil SP - 805 EP - 808 PY - 2011// DO - 10.1109/ISCAS.2011.5937688 UR - https://doi.org/10.1109/ISCAS.2011.5937688 ER - TY - CPAPER ID - DBLP:conf/iscas/SalmanACDGA11 AU - Salman, Aabeeya AU - Allstot, Emily G. AU - Chen, Andrew Y. AU - Dixon, Anna M. R. AU - Gangopadhyay, Daibashish AU - Allstot, David J. TI - Compressive sampling of EMG bio-signals. BT - International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil SP - 2095 EP - 2098 PY - 2011// DO - 10.1109/ISCAS.2011.5938011 UR - https://doi.org/10.1109/ISCAS.2011.5938011 ER - TY - CPAPER ID - DBLP:conf/iscas/GangopadhyayCA11 AU - Gangopadhyay, Daibashish AU - Chen, Andrew Y. AU - Allstot, David J. TI - Analog Chirp Fourier Transform for high-resolution real-time wideband RF spectrum Analysis. BT - International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil SP - 2441 EP - 2444 PY - 2011// DO - 10.1109/ISCAS.2011.5938097 UR - https://doi.org/10.1109/ISCAS.2011.5938097 ER - TY - CPAPER ID - DBLP:conf/isscc/YooWWA11 AU - Yoo, Sang-Min AU - Walling, Jeffrey S. AU - Woo, Eum Chan AU - Allstot, David J. TI - A switched-capacitor power amplifier for EER/polar transmitters. BT - IEEE International Solid-State Circuits Conference, ISSCC 2011, Digest of Technical Papers, San Francisco, CA, USA, 20-24 February, 2011 SP - 428 EP - 430 PY - 2011// DO - 10.1109/ISSCC.2011.5746382 UR - https://doi.org/10.1109/ISSCC.2011.5746382 ER - TY - JOUR ID - DBLP:journals/jssc/PeachMA10 AU - Peach, Charles T. AU - Moon, Un-Ku AU - Allstot, David J. TI - An 11.1 mW 42 MS/s 10 b ADC With Two-Step Settling in 0.18 μ m CMOS. JO - IEEE J. Solid State Circuits VL - 45 IS - 2 SP - 391 EP - 400 PY - 2010// DO - 10.1109/JSSC.2009.2038123 UR - https://doi.org/10.1109/JSSC.2009.2038123 ER - TY - JOUR ID - DBLP:journals/jssc/ChengNA10 AU - Cheng, Kuang-Wei AU - Natarajan, Karthik AU - Allstot, David J. TI - A Current Reuse Quadrature GPS Receiver in 0.13 μ m CMOS. JO - IEEE J. Solid State Circuits VL - 45 IS - 3 SP - 510 EP - 523 PY - 2010// DO - 10.1109/JSSC.2009.2039272 UR - https://doi.org/10.1109/JSSC.2009.2039272 ER - TY - JOUR ID - DBLP:journals/tcas/WallingA10 AU - Walling, Jeffrey S. AU - Allstot, David J. TI - Linearizing CMOS Switching Power Amplifiers Using Supply Regulators. JO - IEEE Trans. Circuits Syst. II Express Briefs VL - 57-II IS - 7 SP - 497 EP - 501 PY - 2010// DO - 10.1109/TCSII.2010.2049924 UR - https://doi.org/10.1109/TCSII.2010.2049924 ER - TY - CPAPER ID - DBLP:conf/iscas/GuptaGA10 AU - Gupta, Subhanshu AU - Gangopadhyay, Daibashish AU - Allstot, David J. TI - A Mode-I/Mode-III UWB LNA with programmable gain and 20 dB WLAN blocker rejection in 130nm CMOS. BT - International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France SP - 1093 EP - 1096 PY - 2010// DO - 10.1109/ISCAS.2010.5537339 UR - https://doi.org/10.1109/ISCAS.2010.5537339 ER - TY - CPAPER ID - DBLP:conf/iscas/HsuDNSWA10 AU - Hsu, Heng-Chia AU - Dasgupta, Kaushik AU - Neihart, Nathan M. AU - Shekhar, Sudip AU - Walling, Jeffrey S. AU - Allstot, David J. TI - U-shaped slow-wave transmission lines in 0.18μm CMOS. BT - International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France SP - 1296 EP - 1299 PY - 2010// DO - 10.1109/ISCAS.2010.5537260 UR - https://doi.org/10.1109/ISCAS.2010.5537260 ER - TY - CPAPER ID - DBLP:conf/iscas/GangopadhyaySWA10 AU - Gangopadhyay, Daibashish AU - Shekhar, Sudip AU - Walling, Jeffrey S. AU - Allstot, David J. TI - A 1.6 mW 5.4 GHz transformer-feedback gm-boosted current-reuse LNA in 0.18/μm CMOS. BT - International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France SP - 1635 EP - 1638 PY - 2010// DO - 10.1109/ISCAS.2010.5537466 UR - https://doi.org/10.1109/ISCAS.2010.5537466 ER - TY - JOUR ID - DBLP:journals/jssc/OzisPA09 AU - Ozis, Dicle AU - Paramesh, Jeyanandh AU - Allstot, David J. TI - Integrated Quadrature Couplers and Their Application in Image-Reject Receivers. JO - IEEE J. Solid State Circuits VL - 44 IS - 5 SP - 1464 EP - 1476 PY - 2009// DO - 10.1109/JSSC.2009.2016705 UR - https://doi.org/10.1109/JSSC.2009.2016705 ER - TY - JOUR ID - DBLP:journals/jssc/WallingLPRDSA09 AU - Walling, Jeffrey S. AU - Lakdawala, Hasnain AU - Palaskas, Yorgos AU - Ravi, Ashoke AU - Degani, Ofir AU - Soumyanath, Krishnamurthy AU - Allstot, David J. TI - A Class-E PA With Pulse-Width and Pulse-Position Modulation in 65 nm CMOS. JO - IEEE J. Solid State Circuits VL - 44 IS - 6 SP - 1668 EP - 1678 PY - 2009// DO - 10.1109/JSSC.2009.2020205 UR - https://doi.org/10.1109/JSSC.2009.2020205 ER - TY - JOUR ID - DBLP:journals/jssc/WallingTA09 AU - Walling, Jeffrey S. AU - Taylor, Stewart S. AU - Allstot, David J. TI - A Class-G Supply Modulator and Class-E PA in 130 nm CMOS. JO - IEEE J. Solid State Circuits VL - 44 IS - 9 SP - 2339 EP - 2347 PY - 2009// DO - 10.1109/JSSC.2009.2023191 UR - https://doi.org/10.1109/JSSC.2009.2023191 ER - TY - JOUR ID - DBLP:journals/tcas/ShekharBAMJMKCO09 AU - Shekhar, Sudip AU - Balamurugan, Ganesh AU - Allstot, David J. AU - Mansuri, Mozhgan AU - Jaussi, James E. AU - Mooney, Randy AU - Kennedy, Joseph T. AU - Casper, Bryan AU - O'Mahony, Frank TI - Strong Injection Locking in Low- Q LC Oscillators: Modeling and Application in a Forwarded-Clock I/O Receiver. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 56-I IS - 8 SP - 1818 EP - 1829 PY - 2009// DO - 10.1109/TCSI.2009.2027509 UR - https://doi.org/10.1109/TCSI.2009.2027509 ER - TY - JOUR ID - DBLP:journals/tcas/CharlesA09 AU - Charles, Cameron T. AU - Allstot, David J. TI - A Calibrated Phase and Amplitude Control System for a 1.9 GHz Phased-Array Transmitter Element. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 56-I IS - 12 SP - 2728 EP - 2737 PY - 2009// DO - 10.1109/TCSI.2009.2016138 UR - https://doi.org/10.1109/TCSI.2009.2016138 ER - TY - JOUR ID - DBLP:journals/twc/LuoNRA09 AU - Luo, Ling AU - Neihart, Nathan M. AU - Roy, Sumit AU - Allstot, David J. TI - A two-stage sensing technique for dynamic spectrum access. JO - IEEE Trans. Wirel. Commun. VL - 8 IS - 6 SP - 3028 EP - 3037 PY - 2009// DO - 10.1109/TWC.2009.080482 UR - https://doi.org/10.1109/TWC.2009.080482 ER - TY - CPAPER ID - DBLP:conf/iscas/NeihartAMR09 AU - Neihart, Nathan M. AU - Allstot, David J. AU - Miller, Matt AU - Rakers, Pat TI - Twisted Transformers for Low Coupling RF and Mixed Signal Applications. BT - International Symposium on Circuits and Systems (ISCAS 2009), 24-17 May 2009, Taipei, Taiwan SP - 429 EP - 432 PY - 2009// DO - 10.1109/ISCAS.2009.5117777 UR - https://doi.org/10.1109/ISCAS.2009.5117777 ER - TY - CPAPER ID - DBLP:conf/isscc/ChengNA09 AU - Cheng, Kuang-Wei AU - Natarajan, Karthik AU - Allstot, David J. TI - A 7.2mW quadrature GPS receiver in 0.13µm CMOS. BT - IEEE International Solid-State Circuits Conference, ISSCC 2009, Digest of Technical Papers, San Francisco, CA, USA, 8-12 February, 2009 SP - 422 EP - 423 PY - 2009// DO - 10.1109/ISSCC.2009.4977488 UR - https://doi.org/10.1109/ISSCC.2009.4977488 ER - TY - JOUR ID - DBLP:journals/jssc/ShekharWAA08 AU - Shekhar, Sudip AU - Walling, Jeffrey S. AU - Aniruddhan, Sankaran AU - Allstot, David J. TI - CMOS VCO and LNA Using Tuned-Input Tuned-Output Circuits. JO - IEEE J. Solid State Circuits VL - 43 IS - 5 SP - 1177 EP - 1186 PY - 2008// DO - 10.1109/JSSC.2008.920360 UR - https://doi.org/10.1109/JSSC.2008.920360 ER - TY - JOUR ID - DBLP:journals/tcas/BanerjeeSA08 AU - Banerjee, Gaurab AU - Soumyanath, Krishnamurthy AU - Allstot, David J. TI - Desensitized CMOS Low-Noise Amplifiers. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 55-I IS - 3 SP - 752 EP - 765 PY - 2008// DO - 10.1109/TCSI.2008.916405 UR - https://doi.org/10.1109/TCSI.2008.916405 ER - TY - JOUR ID - DBLP:journals/tcas/TangCGPA08 AU - Tang, Yi AU - Cheng, Kuang-Wei AU - Gupta, Subhanshu AU - Paramesh, Jeyanandh AU - Allstot, David J. TI - Cascaded Complex ADCs With Adaptive Digital Calibration for I/Q Mismatch. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 55-I IS - 3 SP - 817 EP - 827 PY - 2008// DO - 10.1109/TCSI.2008.916408 UR - https://doi.org/10.1109/TCSI.2008.916408 ER - TY - JOUR ID - DBLP:journals/tcas/WallingSA08 AU - Walling, Jeffrey S. AU - Shekhar, Sudip AU - Allstot, David J. TI - Wideband CMOS Amplifier Design: Time-Domain Considerations. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 55-I IS - 7 SP - 1781 EP - 1793 PY - 2008// DO - 10.1109/TCSI.2008.926977 UR - https://doi.org/10.1109/TCSI.2008.926977 ER - TY - CPAPER ID - DBLP:conf/cicc/NeihartAMR08 AU - Neihart, Nathan M. AU - Allstot, David J. AU - Miller, Matt AU - Rakers, Pat TI - Twisted inductors for low coupling mixed-signal and RF applications. BT - Proceedings of the IEEE 2008 Custom Integrated Circuits Conference, CICC 2008, DoubleTree Hotel, San Jose, California, USA, September 21-24, 2008 SP - 575 EP - 578 PY - 2008// DO - 10.1109/CICC.2008.4672150 UR - https://doi.org/10.1109/CICC.2008.4672150 ER - TY - CPAPER ID - DBLP:conf/iscas/GuptaTAP08 AU - Gupta, Subhanshu AU - Tang, Yi AU - Allstot, David J. AU - Paramesh, Jeyanandh TI - Hybrid modeling techniques for low OSR cascade continuous-time SigmaDelta modulators. BT - International Symposium on Circuits and Systems (ISCAS 2008), 18-21 May 2008, Sheraton Seattle Hotel, Seattle, Washington, USA SP - 2414 EP - 2417 PY - 2008// DO - 10.1109/ISCAS.2008.4541942 UR - https://doi.org/10.1109/ISCAS.2008.4541942 ER - TY - CPAPER ID - DBLP:conf/iscas/CharlesA08 AU - Charles, Cameron T. AU - Allstot, David J. TI - A buffered charge pump with zero charge sharing. BT - International Symposium on Circuits and Systems (ISCAS 2008), 18-21 May 2008, Sheraton Seattle Hotel, Seattle, Washington, USA SP - 2633 EP - 2636 PY - 2008// DO - 10.1109/ISCAS.2008.4541997 UR - https://doi.org/10.1109/ISCAS.2008.4541997 ER - TY - CPAPER ID - DBLP:conf/isscc/OMahonySMBJKCAM08 AU - O'Mahony, Frank AU - Shekhar, Sudip AU - Mansuri, Mozhgan AU - Balamurugan, Ganesh AU - Jaussi, James E. AU - Kennedy, Joseph T. AU - Casper, Bryan AU - Allstot, David J. AU - Mooney, Randy TI - A 27Gb/s Forwarded-Clock I/O Receiver Using an Injection-Locked LC-DCO in 45nm CMOS. BT - 2008 IEEE International Solid-State Circuits Conference, ISSCC 2008, Digest of Technical Papers, San Francisco, CA, USA, February 3-7, 2008 SP - 452 EP - 453 PY - 2008// DO - 10.1109/ISSCC.2008.4523252 UR - https://doi.org/10.1109/ISSCC.2008.4523252 ER - TY - CPAPER ID - DBLP:conf/isscc/WallingLPRDSA08 AU - Walling, Jeffrey S. AU - Lakdawala, Hasnain AU - Palaskas, Yorgos AU - Ravi, Ashoke AU - Degani, Ofir AU - Soumyanath, Krishnamurthy AU - Allstot, David J. TI - A 28.6dBm 65nm Class-E PA with Envelope Restoration by Pulse-Width and Pulse-Position Modulation. BT - 2008 IEEE International Solid-State Circuits Conference, ISSCC 2008, Digest of Technical Papers, San Francisco, CA, USA, February 3-7, 2008 SP - 566 EP - 567 PY - 2008// DO - 10.1109/ISSCC.2008.4523309 UR - https://doi.org/10.1109/ISSCC.2008.4523309 ER - TY - JOUR ID - DBLP:journals/tcas/ZareiCA07 AU - Zarei, Hossein AU - Charles, Cameron T. AU - Allstot, David J. TI - Reflective-Type Phase Shifters for Multiple-Antenna Transceivers. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 54-I IS - 8 SP - 1647 EP - 1656 PY - 2007// DO - 10.1109/TCSI.2007.902440 UR - https://doi.org/10.1109/TCSI.2007.902440 ER - TY - CPAPER ID - DBLP:conf/iscas/TangGPA07 AU - Tang, Yi AU - Gupta, Subhanshu AU - Paramesh, Jeyanandh AU - Allstot, David J. TI - A Digital-Summing Feedforward Sigma-Delta Modulator and its Application to a Cascade ADC. BT - International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA SP - 485 EP - 488 PY - 2007// DO - 10.1109/ISCAS.2007.378569 UR - https://doi.org/10.1109/ISCAS.2007.378569 ER - TY - CPAPER ID - DBLP:conf/iscas/NeihartRA07 AU - Neihart, Nathan M. AU - Roy, Sumit AU - Allstot, David J. TI - A Parallel, Multi-Resolution Sensing Technique for Multiple Antenna Cognitive Radios. BT - International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA SP - 2530 EP - 2533 PY - 2007// DO - 10.1109/ISCAS.2007.378754 UR - https://doi.org/10.1109/ISCAS.2007.378754 ER - TY - CPAPER ID - DBLP:conf/iscas/WallingA07 AU - Walling, Jeffrey S. AU - Allstot, David J. TI - Monolithic Spiral Transformers: A Design Methodology. BT - International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA SP - 3351 EP - 3354 PY - 2007// DO - 10.1109/ISCAS.2007.378285 UR - https://doi.org/10.1109/ISCAS.2007.378285 ER - TY - JOUR ID - DBLP:journals/jssc/ShekharWA06 AU - Shekhar, Sudip AU - Walling, Jeffrey S. AU - Allstot, David J. TI - Bandwidth Extension Techniques for CMOS Amplifiers. JO - IEEE J. Solid State Circuits VL - 41 IS - 11 SP - 2424 EP - 2439 PY - 2006// DO - 10.1109/JSSC.2006.883336 UR - https://doi.org/10.1109/JSSC.2006.883336 ER - TY - JOUR ID - DBLP:journals/pieee/Afzali-KushaNVA06 AU - Afzali-Kusha, Ali AU - Nagata, Makoto AU - Verghese, Nishath K. AU - Allstot, David J. TI - Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation. JO - Proc. IEEE VL - 94 IS - 12 SP - 2109 EP - 2138 PY - 2006// DO - 10.1109/JPROC.2006.886029 UR - https://doi.org/10.1109/JPROC.2006.886029 ER - TY - JOUR ID - DBLP:journals/tcas/ChoiA06 AU - Choi, Kiyong AU - Allstot, David J. TI - Parasitic-aware design and optimization of a CMOS RF power amplifier. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 53-I IS - 1 SP - 16 EP - 25 PY - 2006// DO - 10.1109/TCSI.2005.854608 UR - https://doi.org/10.1109/TCSI.2005.854608 ER - TY - JOUR ID - DBLP:journals/tcas/ParkA06 AU - Park, Jinho AU - Allstot, David J. TI - A matrix amplifier in 0.18-μm SOI CMOS. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 53-I IS - 3 SP - 561 EP - 568 PY - 2006// DO - 10.1109/TCSI.2005.859054 UR - https://doi.org/10.1109/TCSI.2005.859054 ER - TY - JOUR ID - DBLP:journals/tcas/CharlesA06 AU - Charles, Cameron T. AU - Allstot, David J. TI - A Calibrated Phase/Frequency Detector for Reference Spur Reduction in Charge-Pump PLLs. JO - IEEE Trans. Circuits Syst. II Express Briefs VL - 53-II IS - 9 SP - 822 EP - 826 PY - 2006// DO - 10.1109/TCSII.2006.880030 UR - https://doi.org/10.1109/TCSII.2006.880030 ER - TY - JOUR ID - DBLP:journals/tcas/ParameshA06 AU - Paramesh, Jeyanandh AU - Allstot, David J. TI - Analysis of the Bridged T-Coil Circuit Using the Extra-Element Theorem. JO - IEEE Trans. Circuits Syst. II Express Briefs VL - 53-II IS - 12 SP - 1408 EP - 1412 PY - 2006// DO - 10.1109/TCSII.2006.885971 UR - https://doi.org/10.1109/TCSII.2006.885971 ER - TY - CPAPER ID - DBLP:conf/iscas/AniruddhanSA06 AU - Aniruddhan, Sankaran AU - Shekhar, Sudip AU - Allstot, David J. TI - A delay generation technique for fast-locking frequency synthesizers. BT - International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece PY - 2006// DO - 10.1109/ISCAS.2006.1693870 UR - https://doi.org/10.1109/ISCAS.2006.1693870 ER - TY - CPAPER ID - DBLP:conf/iscas/CharlesA06 AU - Charles, Cameron T. AU - Allstot, David J. TI - A 2-GHz integrated CMOS reflective-type phase shifter with 675° control range. BT - International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece PY - 2006// DO - 10.1109/ISCAS.2006.1692602 UR - https://doi.org/10.1109/ISCAS.2006.1692602 ER - TY - CPAPER ID - DBLP:conf/iscas/CharlesA06a AU - Charles, Cameron T. AU - Allstot, David J. TI - A 2-GHz CMOS variable gain amplifier optimized for low noise. BT - International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece PY - 2006// DO - 10.1109/ISCAS.2006.1693082 UR - https://doi.org/10.1109/ISCAS.2006.1693082 ER - TY - CPAPER ID - DBLP:conf/iscas/CharlesA06b AU - Charles, Cameron T. AU - Allstot, David J. TI - A variable-offset phase detector for phased-array applications. BT - International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece PY - 2006// DO - 10.1109/ISCAS.2006.1693363 UR - https://doi.org/10.1109/ISCAS.2006.1693363 ER - TY - CPAPER ID - DBLP:conf/iscas/OzisPA06 AU - Ozis, Dicle AU - Paramesh, Jeyanandh AU - Allstot, David J. TI - Analysis and design of lumped-element quadrature couplers with lossy passive elements. BT - International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece PY - 2006// DO - 10.1109/ISCAS.2006.1693085 UR - https://doi.org/10.1109/ISCAS.2006.1693085 ER - TY - CPAPER ID - DBLP:conf/iscas/ShekharAA06 AU - Shekhar, Sudip AU - Aniruddhan, Sankaran AU - Allstot, David J. TI - A fully-differential CMOS Clapp VCO for IEEE 802.11a applications. BT - International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece PY - 2006// DO - 10.1109/ISCAS.2006.1693316 UR - https://doi.org/10.1109/ISCAS.2006.1693316 ER - TY - JOUR ID - DBLP:journals/jssc/ParameshBSA05 AU - Paramesh, Jeyanandh AU - Bishop, Ralph AU - Soumyanath, Krishnamurthy AU - Allstot, David J. TI - A four-antenna receiver in 90-nm CMOS for beamforming and spatial diversity. JO - IEEE J. Solid State Circuits VL - 40 IS - 12 SP - 2515 EP - 2524 PY - 2005// DO - 10.1109/JSSC.2005.857416 UR - https://doi.org/10.1109/JSSC.2005.857416 ER - TY - JOUR ID - DBLP:journals/jssc/LiSA05 AU - Li, Xiaoyong AU - Shekhar, Sudip AU - Allstot, David J. TI - Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-μm CMOS. JO - IEEE J. Solid State Circuits VL - 40 IS - 12 SP - 2609 EP - 2619 PY - 2005// DO - 10.1109/JSSC.2005.857426 UR - https://doi.org/10.1109/JSSC.2005.857426 ER - TY - JOUR ID - DBLP:journals/tcas/ChuA05 AU - Chu, Min AU - Allstot, David J. TI - Elitist nondominated sorting genetic algorithm based RF IC optimizer. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 52-I IS - 3 SP - 535 EP - 545 PY - 2005// DO - 10.1109/TCSI.2004.842427 UR - https://doi.org/10.1109/TCSI.2004.842427 ER - TY - JOUR ID - DBLP:journals/tcas/00030SEGAS05 AU - Zhuo, Wei AU - Li, Xiaoyong AU - Shekhar, Sudip AU - Embabi, Sherif H. K. AU - Gyvez, José Pineda de AU - Allstot, David J. AU - Sánchez-Sinencio, Edgar TI - A capacitor cross-coupled common-gate low-noise amplifier. JO - IEEE Trans. Circuits Syst. II Express Briefs VL - 52-II IS - 12 SP - 875 EP - 879 PY - 2005// DO - 10.1109/TCSII.2005.853966 UR - https://doi.org/10.1109/TCSII.2005.853966 ER - TY - CPAPER ID - DBLP:conf/aspdac/ChuA05 AU - Chu, Min AU - Allstot, David J. TI - An elitist distributed particle swarm algorithm for RF IC optimization. BT - Proceedings of the 2005 Conference on Asia South Pacific Design Automation, ASP-DAC 2005, Shanghai, China, January 18-21, 2005 SP - 671 EP - 674 PY - 2005// DO - 10.1145/1120725.1120990 UR - https://doi.org/10.1145/1120725.1120990 UR - https://doi.org/10.1109/ASPDAC.2005.1466417 ER - TY - CPAPER ID - DBLP:conf/aspdac/ChuA05a AU - Chu, Min AU - Allstot, David J. TI - Phase-locked loop synthesis using hierarchical divide-and-conquer multi-optimization. BT - Proceedings of the 2005 Conference on Asia South Pacific Design Automation, ASP-DAC 2005, Shanghai, China, January 18-21, 2005 SP - 675 EP - 678 PY - 2005// DO - 10.1145/1120725.1120991 UR - https://doi.org/10.1145/1120725.1120991 UR - https://doi.org/10.1109/ASPDAC.2005.1466418 ER - TY - CPAPER ID - DBLP:conf/esscirc/PeachRBSA05 AU - Peach, Charles T. AU - Ravi, Ashoke AU - Bishop, Rosie AU - Soumyanath, Krishnamurthy AU - Allstot, David J. TI - A 9-b 400 Msample/s pipelined analog-to digital converter in 90nm CMOS. BT - Proceedings of the 31st European Solid-State Circuits Conference, ESSCIRC 2005, Grenoble, France, 12-16 September 2005 SP - 535 EP - 538 PY - 2005// DO - 10.1109/ESSCIR.2005.1541678 UR - https://doi.org/10.1109/ESSCIR.2005.1541678 ER - TY - CPAPER ID - DBLP:conf/iscas/ZareiEPA05 AU - Zarei, Hossein AU - Ecker, Allan AU - Park, Jinho AU - Allstot, David J. TI - A full-range all-pass variable phase shifter for multiple antenna receivers. BT - International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan SP - 2100 EP - 2103 PY - 2005// DO - 10.1109/ISCAS.2005.1465033 UR - https://doi.org/10.1109/ISCAS.2005.1465033 ER - TY - CPAPER ID - DBLP:conf/iscas/NaegleGA05 AU - Naegle, K. M. AU - Gupta, Subhanshu AU - Allstot, David J. TI - Design considerations for a 10 GHz CMOS transmit-receive switch. BT - International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan SP - 2104 EP - 2107 PY - 2005// DO - 10.1109/ISCAS.2005.1465034 UR - https://doi.org/10.1109/ISCAS.2005.1465034 UR - https://www.wikidata.org/entity/Q62091875 ER - TY - CPAPER ID - DBLP:conf/iscas/CharlesA05 AU - Charles, Cameron T. AU - Allstot, David J. TI - A 360° extended range phase detector for type-I PLLs. BT - International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan SP - 5457 EP - 5460 PY - 2005// DO - 10.1109/ISCAS.2005.1465871 UR - https://doi.org/10.1109/ISCAS.2005.1465871 ER - TY - CPAPER ID - DBLP:conf/iscas/AniruddhanA05 AU - Aniruddhan, Sankaran AU - Allstot, David J. TI - Architectural issues in base-station frequency synthesizers. BT - International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan SP - 6034 EP - 6037 PY - 2005// DO - 10.1109/ISCAS.2005.1466015 UR - https://doi.org/10.1109/ISCAS.2005.1466015 ER - TY - CPAPER ID - DBLP:conf/mse/JandhyalaKAS05 AU - Jandhyala, Vikram AU - Kuga, Yasuo AU - Allstot, David J. AU - Shi, Chuanjin Richard TI - Bridging Circuits and Electromagnetics in a Curriculum Aimed at Microelectronic Analog and Microwave Simulation and Design. BT - 2005 International Conference on Microelectronics Systems Education, MSE 2005, Anaheim, CA, USA, June 12-13, 2005 SP - 45 EP - 46 PY - 2005// DO - 10.1109/MSE.2005.21 UR - https://doi.org/10.1109/MSE.2005.21 UR - https://doi.ieeecomputersociety.org/10.1109/MSE.2005.21 ER - TY - JOUR ID - DBLP:journals/jssc/LeeFABFF04 AU - Lee, See Taur AU - Fang, Sher Jiun AU - Allstot, David J. AU - Bellaouar, Abdellatif AU - Fridi, Ahmed R. AU - Fontaine, Paul TI - A quad-band GSM-GPRS transmitter with digital auto-calibration. JO - IEEE J. Solid State Circuits VL - 39 IS - 12 SP - 2200 EP - 2214 PY - 2004// DO - 10.1109/JSSC.2004.836342 UR - https://doi.org/10.1109/JSSC.2004.836342 ER - TY - JOUR ID - DBLP:journals/tcas/Kim0A04 AU - Kim, Taeik AU - Li, Xiaoyong AU - Allstot, David J. TI - Compact model generation for on-chip transmission lines. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 51-I IS - 3 SP - 459 EP - 470 PY - 2004// DO - 10.1109/TCSI.2003.822397 UR - https://doi.org/10.1109/TCSI.2003.822397 ER - TY - JOUR ID - DBLP:journals/tcas/ParkCA04 AU - Park, Jinho AU - Choi, Kiyong AU - Allstot, David J. TI - Parasitic-aware RF circuit design and optimization. JO - IEEE Trans. Circuits Syst. I Regul. Pap. VL - 51-I IS - 10 SP - 1953 EP - 1966 PY - 2004// DO - 10.1109/TCSI.2004.835691 UR - https://doi.org/10.1109/TCSI.2004.835691 ER - TY - JOUR ID - DBLP:journals/tim/GuoLHA04 AU - Guo, Jianjun AU - Law, Waisiu AU - Helms, Ward J. AU - Allstot, David J. TI - Digital calibration for monotonic pipelined A/D converters. JO - IEEE Trans. Instrum. Meas. VL - 53 IS - 6 SP - 1485 EP - 1492 PY - 2004// DO - 10.1109/TIM.2004.834080 UR - https://doi.org/10.1109/TIM.2004.834080 ER - TY - CPAPER ID - DBLP:conf/aspdac/ChuAHW04 AU - Chu, Min AU - Allstot, David J. AU - Huard, Jeffrey M. AU - Wong, Kim Y. TI - NSGA-based parasitic-aware optimization of a 5GHz low-noise VCO. BT - Proceedings of the 2004 Conference on Asia South Pacific Design Automation: Electronic Design and Solution Fair 2004, Yokohama, Japan, January 27-30, 2004 SP - 169 EP - 174 PY - 2004// DO - 10.1109/ASPDAC.2004.146 UR - https://doi.ieeecomputersociety.org/10.1109/ASPDAC.2004.146 UR - https://dl.acm.org/citation.cfm?id=1015131 ER - TY - CPAPER ID - DBLP:conf/cicc/BanerjeeBHAS04 AU - Banerjee, Gaurab AU - Becher, David T. AU - Hung, Celia AU - Allstot, David J. AU - Soumyanath, Krishnamurthy TI - Measurement and modeling of noise parameters for desensitized low noise amplifiers. BT - Proceedings of the IEEE 2004 Custom Integrated Circuits Conference, CICC 2004, Orlando, FL, USA, October 2004 SP - 387 EP - 390 PY - 2004// DO - 10.1109/CICC.2004.1358829 UR - https://doi.org/10.1109/CICC.2004.1358829 ER - TY - CPAPER ID - DBLP:conf/icecsys/ChuA04 AU - Chu, Min AU - Allstot, David J. TI - A 6 GHz low-noise quadrature Colpitts VCO. BT - Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004, Tel Aviv, Israel, December 13-15, 2004 SP - 21 EP - 24 PY - 2004// DO - 10.1109/ICECS.2004.1399604 UR - https://doi.org/10.1109/ICECS.2004.1399604 ER - TY - CPAPER ID - DBLP:conf/icecsys/ChuSAB04 AU - Chu, Min AU - Shekhar, Sudip AU - Allstot, David J. AU - Bhattacharyya, Tarun Kanti TI - Design considerations for anti-phase injected quadrature voltage controlled oscillators. BT - Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004, Tel Aviv, Israel, December 13-15, 2004 SP - 25 EP - 28 PY - 2004// DO - 10.1109/ICECS.2004.1399605 UR - https://doi.org/10.1109/ICECS.2004.1399605 ER - TY - CPAPER ID - DBLP:conf/icecsys/BanerjeeBHSA04 AU - Banerjee, Gaurab AU - Becher, David T. AU - Hung, Celia AU - Soumyanath, Krishnamurthy AU - Allstot, David J. TI - Desensitized design of MOS low noise amplifiers by Rn minimization. BT - Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004, Tel Aviv, Israel, December 13-15, 2004 SP - 619 EP - 622 PY - 2004// DO - 10.1109/ICECS.2004.1399757 UR - https://doi.org/10.1109/ICECS.2004.1399757 ER - TY - CPAPER ID - DBLP:conf/iscas/ParkA04 AU - Park, Jinho AU - Allstot, David J. TI - RF circuit synthesis using particle swarm optimization. BT - Proceedings of the 2004 International Symposium on Circuits and Systems, ISCAS 2004, Vancouver, BC, Canada, May 23-26, 2004 SP - 93 EP - 96 PY - 2004// ER - TY - CPAPER ID - DBLP:conf/iscas/ParkA04a AU - Park, Jinho AU - Allstot, David J. TI - A 12.5 GHz RF matrix amplifier in 180nm SOI CMOS. BT - Proceedings of the 2004 International Symposium on Circuits and Systems, ISCAS 2004, Vancouver, BC, Canada, May 23-26, 2004 SP - 117 EP - 20 PY - 2004// DO - 10.1109/ISCAS.2004.1328145 UR - https://doi.org/10.1109/ISCAS.2004.1328145 ER - TY - CPAPER ID - DBLP:conf/iscas/ChoiA04 AU - Choi, Kiyong AU - Allstot, David J. TI - Post-optimization design centering for RF integrated circuits. BT - Proceedings of the 2004 International Symposium on Circuits and Systems, ISCAS 2004, Vancouver, BC, Canada, May 23-26, 2004 SP - 956 EP - 959 PY - 2004// DO - 10.1109/ISCAS.2004.1328355 UR - https://doi.org/10.1109/ISCAS.2004.1328355 ER - TY - CPAPER ID - DBLP:conf/iscas/KimA04 AU - Kim, Taeik AU - Allstot, David J. TI - A tunable transmission line phase shifter (TTPS). BT - Proceedings of the 2004 International Symposium on Circuits and Systems, ISCAS 2004, Vancouver, BC, Canada, May 23-26, 2004 SP - 972 EP - 975 PY - 2004// DO - 10.1109/ISCAS.2004.1328359 UR - https://doi.org/10.1109/ISCAS.2004.1328359 ER - TY - CPAPER ID - DBLP:conf/iscas/AniruddhanCA04 AU - Aniruddhan, Sankaran AU - Chu, Min AU - Allstot, David J. TI - A lateral-BJT-biased CMOS voltage-controlled oscillator. BT - Proceedings of the 2004 International Symposium on Circuits and Systems, ISCAS 2004, Vancouver, BC, Canada, May 23-26, 2004 SP - 976 EP - 979 PY - 2004// DO - 10.1109/ISCAS.2004.1328360 UR - https://doi.org/10.1109/ISCAS.2004.1328360 ER - TY - CPAPER ID - DBLP:conf/aspdac/ParkCA03 AU - Park, Jinho AU - Choi, Kiyong AU - Allstot, David J. TI - Parasitic-aware design and optimization of a fully integrated CMOS wideband amplifier. BT - Proceedings of the 2003 Asia and South Pacific Design Automation Conference, ASP-DAC '03, Kitakyushu, Japan, January 21-24, 2003 SP - 904 EP - 907 PY - 2003// DO - 10.1145/1119772.1119970 UR - https://doi.org/10.1145/1119772.1119970 ER - TY - CPAPER ID - DBLP:conf/iscas/ShorbLA03 AU - Shorb, J. AU - Li, Xiaoyong AU - Allstot, David J. TI - A resonant pad for ESD protected narrowband CMOS RF applications. BT - Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS 2003, Bangkok, Thailand, May 25-28, 2003 SP - 61 EP - 64 PY - 2003// DO - 10.1109/ISCAS.2003.1205500 UR - https://doi.org/10.1109/ISCAS.2003.1205500 ER - TY - CPAPER ID - DBLP:conf/iscas/KodaliA03 AU - Kodali, Srinivas AU - Allstot, David J. TI - A symmetric miniature 3D inductor. BT - Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS 2003, Bangkok, Thailand, May 25-28, 2003 SP - 89 EP - 92 PY - 2003// DO - 10.1109/ISCAS.2003.1205507 UR - https://doi.org/10.1109/ISCAS.2003.1205507 ER - TY - CPAPER ID - DBLP:conf/iscas/KodaliKA03 AU - Kodali, Srinivas AU - Kim, Taeik AU - Allstot, David J. TI - On-chip inductor structures: a comparative study. BT - Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS 2003, Bangkok, Thailand, May 25-28, 2003 SP - 93 EP - 96 PY - 2003// DO - 10.1109/ISCAS.2003.1205508 UR - https://doi.org/10.1109/ISCAS.2003.1205508 ER - TY - CPAPER ID - DBLP:conf/iscas/KimLA03 AU - Kim, Taeik AU - Li, Xiaoyong AU - Allstot, David J. TI - Accurate compact model extraction for on-chip coplanar waveguides. BT - Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS 2003, Bangkok, Thailand, May 25-28, 2003 SP - 644 EP - 647 PY - 2003// DO - 10.1109/ISCAS.2003.1206177 UR - https://doi.org/10.1109/ISCAS.2003.1206177 ER - TY - CPAPER ID - DBLP:conf/iscas/BeckAG03 AU - Beck, D. R. AU - Allstot, David J. AU - Garrity, D. TI - An 8-bit, 1.8 V, 20 MSample/s analog-to-digital converter using low gain opamps. BT - Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS 2003, Bangkok, Thailand, May 25-28, 2003 SP - 853 EP - 856 PY - 2003// DO - 10.1109/ISCAS.2003.1205698 UR - https://doi.org/10.1109/ISCAS.2003.1205698 ER - TY - CPAPER ID - DBLP:conf/iscas/LawGPHA03 AU - Law, Waisiu AU - Guo, Jianjun AU - Peach, Charles T. AU - Helms, Ward J. AU - Allstot, David J. TI - A monotonic digital calibration technique for pipelined data converters. BT - Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS 2003, Bangkok, Thailand, May 25-28, 2003 SP - 873 EP - 876 PY - 2003// DO - 10.1109/ISCAS.2003.1205703 UR - https://doi.org/10.1109/ISCAS.2003.1205703 ER - TY - CPAPER ID - DBLP:conf/iscas/GuoLPHA03 AU - Guo, Jianjun AU - Law, Waisiu AU - Peach, Charles T. AU - Helms, Ward J. AU - Allstot, David J. TI - A mixed-signal calibration technique for low-voltage CMOS 1.5-bit/stage pipeline data converters. BT - Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS 2003, Bangkok, Thailand, May 25-28, 2003 SP - 889 EP - 892 PY - 2003// DO - 10.1109/ISCAS.2003.1205707 UR - https://doi.org/10.1109/ISCAS.2003.1205707 ER - TY - JOUR ID - DBLP:journals/jssc/AhnA02 AU - Ahn, Hee-Tae AU - Allstot, David J. TI - A 0.5-8.5 GHz fully differential CMOS distributed amplifier. JO - IEEE J. Solid State Circuits VL - 37 IS - 8 SP - 985 EP - 993 PY - 2002// DO - 10.1109/JSSC.2002.800960 UR - https://doi.org/10.1109/JSSC.2002.800960 ER - TY - CPAPER ID - DBLP:conf/iscas/PeachLBHA02 AU - Peach, Charles T. AU - Law, Waisiu AU - Beck, D. R. AU - Helms, Ward J. AU - Allstot, David J. TI - Matching considerations in I/Q A/D converter pairs. BT - Proceedings of the 2002 International Symposium on Circuits and Systems, ISCAS 2002, Scottsdale, Arizona, USA, May 26-29, 2002 SP - 145 EP - 148 PY - 2002// DO - 10.1109/ISCAS.2002.1010181 UR - https://doi.org/10.1109/ISCAS.2002.1010181 ER - TY - CPAPER ID - DBLP:conf/iscas/ChoiAK02 AU - Choi, Kiyong AU - Allstot, David J. AU - Kiaei, Sayfe TI - Parasitic-aware synthesis of RF CMOS switching power amplifiers. BT - Proceedings of the 2002 International Symposium on Circuits and Systems, ISCAS 2002, Scottsdale, Arizona, USA, May 26-29, 2002 SP - 269 EP - 272 PY - 2002// DO - 10.1109/ISCAS.2002.1009829 UR - https://doi.org/10.1109/ISCAS.2002.1009829 ER - TY - CPAPER ID - DBLP:conf/iscas/ShorbAR02 AU - Shorb, J. AU - Allstot, David J. AU - Roze, R. TI - Class AB-D-G line driver for central office asymmetric digital subscriber line systems. BT - Proceedings of the 2002 International Symposium on Circuits and Systems, ISCAS 2002, Scottsdale, Arizona, USA, May 26-29, 2002 SP - 405 EP - 408 PY - 2002// DO - 10.1109/ISCAS.2002.1010726 UR - https://doi.org/10.1109/ISCAS.2002.1010726 ER - TY - CPAPER ID - DBLP:conf/iscas/FangLAB02 AU - Fang, Sher Jiun AU - Lee, See Taur AU - Allstot, David J. AU - Bellaouar, Abdellatif TI - A 2 GHz CMOS even harmonic mixer for direct conversion receivers. BT - Proceedings of the 2002 International Symposium on Circuits and Systems, ISCAS 2002, Scottsdale, Arizona, USA, May 26-29, 2002 SP - 807 EP - 810 PY - 2002// DO - 10.1109/ISCAS.2002.1010580 UR - https://doi.org/10.1109/ISCAS.2002.1010580 ER - TY - JOUR ID - DBLP:journals/jssc/GuptaBA01 AU - Gupta, Ravi AU - Ballweber, Brian M. AU - Allstot, David J. TI - Design and optimization of CMOS RF power amplifiers. JO - IEEE J. Solid State Circuits VL - 36 IS - 2 SP - 166 EP - 175 PY - 2001// DO - 10.1109/4.902757 UR - https://doi.org/10.1109/4.902757 ER - TY - JOUR ID - DBLP:journals/jssc/BallweberGA00 AU - Ballweber, Brian M. AU - Gupta, Ravi AU - Allstot, David J. TI - A fully integrated 0.5-5.5 GHz CMOS distributed amplifier. JO - IEEE J. Solid State Circuits VL - 35 IS - 2 SP - 231 EP - 239 PY - 2000// DO - 10.1109/4.823448 UR - https://doi.org/10.1109/4.823448 ER - TY - JOUR ID - DBLP:journals/jssc/AhnA00 AU - Ahn, Hee-Tae AU - Allstot, David J. TI - A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications. JO - IEEE J. Solid State Circuits VL - 35 IS - 3 SP - 450 EP - 454 PY - 2000// DO - 10.1109/4.826829 UR - https://doi.org/10.1109/4.826829 ER - TY - JOUR ID - DBLP:journals/jssc/BallweberGA00a AU - Ballweber, Brian M. AU - Gupta, Ravi AU - Allstot, David J. TI - Correction to "A fully integrated 0.5 - 5.5-GHz CMOS distributed amplifier". JO - IEEE J. Solid State Circuits VL - 35 IS - 6 SP - 921 PY - 2000// DO - 10.1109/JSSC.2000.845199 UR - https://doi.org/10.1109/JSSC.2000.845199 ER - TY - JOUR ID - DBLP:journals/cm/GuptaA99 AU - Gupta, Ravi AU - Allstot, David J. TI - Fully monolithic CMOS RF power amplifiers: recent advances. JO - IEEE Commun. Mag. VL - 37 IS - 4 SP - 94 EP - 98 PY - 1999// DO - 10.1109/35.755456 UR - https://doi.org/10.1109/35.755456 ER - TY - JOUR ID - DBLP:journals/jssc/NgZA99 AU - Ng, Hiok-Tiaq AU - Ziazadeh, Ramsin M. AU - Allstot, David J. TI - A multistage amplifier technique with embedded frequency compensation. JO - IEEE J. Solid State Circuits VL - 34 IS - 3 SP - 339 EP - 347 PY - 1999// DO - 10.1109/4.748185 UR - https://doi.org/10.1109/4.748185 ER - TY - JOUR ID - DBLP:journals/jssc/ZhouA99 AU - Zhou, Jianjun AU - Allstot, David J. TI - Addition to "Monolithic transformers and their application in a differential CMOS RF low-noise amplifier". JO - IEEE J. Solid State Circuits VL - 34 IS - 8 SP - 1176 PY - 1999// DO - 10.1109/JSSC.1999.777117 UR - https://doi.org/10.1109/JSSC.1999.777117 ER - TY - JOUR ID - DBLP:journals/jssc/VergheseA98 AU - Verghese, Nishath K. AU - Allstot, David J. TI - Computer-aided design considerations for mixed-signal coupling in RF integrated circuits. JO - IEEE J. Solid State Circuits VL - 33 IS - 3 SP - 314 EP - 323 PY - 1998// DO - 10.1109/4.661197 UR - https://doi.org/10.1109/4.661197 ER - TY - JOUR ID - DBLP:journals/jssc/ZhouA98 AU - Zhou, Jianjun AU - Allstot, David J. TI - Monolithic transformers and their application in a differential CMOS RF low-noise amplifier. JO - IEEE J. Solid State Circuits VL - 33 IS - 12 SP - 2020 EP - 2027 PY - 1998// DO - 10.1109/4.735543 UR - https://doi.org/10.1109/4.735543 ER - TY - JOUR ID - DBLP:journals/winet/KiaeiAHV98 AU - Kiaei, Sayfe AU - Allstot, David J. AU - Hansen, Ken AU - Verghese, Nishath K. TI - Noise considerations for mixed-signal RF IC transceivers. JO - Wirel. Networks VL - 4 IS - 1 SP - 41 EP - 53 PY - 1998// DO - 10.1023/A:1019123132222 UR - https://doi.org/10.1023/A:1019123132222 ER - TY - CPAPER ID - DBLP:conf/cicc/ZiazadehNA98 AU - Ziazadeh, Ramsin M. AU - Ng, Hiok-Tiaq AU - Allstot, David J. TI - A multistage amplifier topology with embedded tracking compensation. BT - Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, CICC 1998, Santa Clara, CA, USA, May 11-14, 1998 SP - 361 EP - 364 PY - 1998// DO - 10.1109/CICC.1998.694999 UR - https://doi.org/10.1109/CICC.1998.694999 ER - TY - JOUR ID - DBLP:journals/jssc/MittalBCA97 AU - Mittal, Rohit AU - Bracken, Kimberly C. AU - Carley, L. Richard AU - Allstot, David J. TI - A low-power backward equalizer for DFE read-channel applications. JO - IEEE J. Solid State Circuits VL - 32 IS - 2 SP - 270 EP - 273 PY - 1997// DO - 10.1109/4.551922 UR - https://doi.org/10.1109/4.551922 ER - TY - JOUR ID - DBLP:journals/tvlsi/NgA97 AU - Ng, Hiok-Tiaq AU - Allstot, David J. TI - CMOS current steering logic for low-voltage mixed-signal integrated circuits. JO - IEEE Trans. Very Large Scale Integr. Syst. VL - 5 IS - 3 SP - 301 EP - 308 PY - 1997// DO - 10.1109/92.609873 UR - https://doi.org/10.1109/92.609873 UR - https://www.wikidata.org/entity/Q56960031 ER - TY - CPAPER ID - DBLP:conf/islped/ZhouZNNA97 AU - Zhou, Jianjun AU - Ziazadeh, Ramsin M. AU - Ng, H.-H. AU - Ng, Hiok-Tiaq AU - Allstot, David J. TI - Charge-pump assisted low-power/low-voltage CMOS opamp design. BT - Proceedings of the 1997 International Symposium on Low Power Electronics and Design, 1997, Monterey, California, USA, August 18-20, 1997 SP - 108 EP - 109 PY - 1997// DO - 10.1145/263272.263299 UR - https://doi.org/10.1145/263272.263299 ER - TY - JOUR ID - DBLP:journals/jssc/ZeleA96 AU - Zele, Rajesh H. AU - Allstot, David J. TI - Low-power CMOS continuous-time filters. JO - IEEE J. Solid State Circuits VL - 31 IS - 2 SP - 157 EP - 168 PY - 1996// DO - 10.1109/4.487992 UR - https://doi.org/10.1109/4.487992 ER - TY - JOUR ID - DBLP:journals/jssc/VergheseAW96 AU - Verghese, Nishath K. AU - Allstot, David J. AU - Wolfe, Mark A. TI - Verification techniques for substrate coupling and their application to mixed-signal IC design. JO - IEEE J. Solid State Circuits VL - 31 IS - 3 SP - 354 EP - 365 PY - 1996// DO - 10.1109/4.494197 UR - https://doi.org/10.1109/4.494197 ER - TY - JOUR ID - DBLP:journals/jssc/FlynnA96 AU - Flynn, Michael P. AU - Allstot, David J. TI - CMOS folding A/D converters with current-mode interpolation. JO - IEEE J. Solid State Circuits VL - 31 IS - 9 SP - 1248 EP - 1257 PY - 1996// DO - 10.1109/4.535408 UR - https://doi.org/10.1109/4.535408 ER - TY - JOUR ID - DBLP:journals/jssc/NakamuraHCA95 AU - Nakamura, Katsufumi AU - Hotta, Masso AU - Carley, L. Richard AU - Allstot, David J. TI - An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC. JO - IEEE J. Solid State Circuits VL - 30 IS - 3 SP - 173 EP - 183 PY - 1995/03/ DO - 10.1109/4.364430 UR - https://doi.org/10.1109/4.364430 ER - TY - JOUR ID - DBLP:journals/jssc/MitraRCA95 AU - Mitra, Sujoy AU - Rutenbar, Rob A. AU - Carley, L. Richard AU - Allstot, David J. TI - Substrate-aware mixed-signal macrocell placement in WRIGHT. JO - IEEE J. Solid State Circuits VL - 30 IS - 3 SP - 269 EP - 278 PY - 1995/03/ DO - 10.1109/4.364441 UR - https://doi.org/10.1109/4.364441 ER - TY - CPAPER ID - DBLP:conf/iccad/VergheseA95 AU - Verghese, Nishath K. AU - Allstot, David J. TI - SUBTRACT: a program for the efficient evaluation of substrate parasitics in integrated circuits. BT - Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 1995, San Jose, California, USA, November 5-9, 1995 SP - 194 EP - 198 PY - 1995// DO - 10.1109/ICCAD.1995.480012 UR - https://doi.org/10.1109/ICCAD.1995.480012 UR - https://doi.ieeecomputersociety.org/10.1109/ICCAD.1995.480012 UR - https://dl.acm.org/citation.cfm?id=224880 ER - TY - CPAPER ID - DBLP:conf/iscas/MittalA95 AU - Mittal, Rohit AU - Allstot, David J. TI - Low-Power High-Speed Continuous-Time Sigma-Delta Modulators. BT - 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30 - May 3, 1995 SP - 183 EP - 186 PY - 1995// DO - 10.1109/ISCAS.1995.521481 UR - https://doi.org/10.1109/ISCAS.1995.521481 ER - TY - CPAPER ID - DBLP:conf/iscas/ParkMBCA95 AU - Park, Joshua C. AU - Mittal, Rohit AU - Bracken, Kimberly C. AU - Carley, L. Richard AU - Allstot, David J. TI - High-Speed CMOS Current-Mode Equalizers. BT - 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30 - May 3, 1995 SP - 1033 EP - 1036 PY - 1995// DO - 10.1109/ISCAS.1995.519943 UR - https://doi.org/10.1109/ISCAS.1995.519943 ER - TY - CPAPER ID - DBLP:conf/iscas/VergheseA95 AU - Verghese, Nishath K. AU - Allstot, David J. TI - A Macromodel Compaction Scheme for the Fast Stimulation of Large Linear Mesh Circuits. BT - 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30 - May 3, 1995 SP - 1836 EP - 1839 PY - 1995// ER - TY - JOUR ID - DBLP:journals/jssc/ZeleA94 AU - Zele, Rajesh H. AU - Allstot, David J. TI - Low-voltage fully differential switched-current filters. JO - IEEE J. Solid State Circuits VL - 29 IS - 3 SP - 203 EP - 209 PY - 1994/03/ DO - 10.1109/4.278341 UR - https://doi.org/10.1109/4.278341 ER - TY - JOUR ID - DBLP:journals/jssc/StanisicVRCA94 AU - Stanisic, Balsha R. AU - Verghese, Nishath K. AU - Rutenbar, Rob A. AU - Carley, L. Richard AU - Allstot, David J. TI - Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis. JO - IEEE J. Solid State Circuits VL - 29 IS - 3 SP - 226 EP - 238 PY - 1994/03/ DO - 10.1109/4.278344 UR - https://doi.org/10.1109/4.278344 ER - TY - CPAPER ID - DBLP:conf/iscas/FriedmanKVAHY94 AU - Friedman, Eby G. AU - Kang, Sung-Mo AU - Vittoz, Eric A. AU - Allstot, David J. AU - Harris, Erik P. AU - Yan, Ran-Hong TI - Forum: From 100 Milliwatts/MIPS to 10 Microwatts/MIPS. BT - 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30 - June 2, 1994 SP - 1 EP - 6 PY - 1994// DO - 10.1109/ISCAS.1994.409182 UR - https://doi.org/10.1109/ISCAS.1994.409182 ER - TY - CPAPER ID - DBLP:conf/iccad/VergheseLA93 AU - Verghese, Nishath K. AU - Lee, Sang-Soo AU - Allstot, David J. TI - A unified approach to simulating electrical and thermal substrate coupling interactions in ICs. BT - Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design, 1993, Santa Clara, California, USA, November 7-11, 1993 SP - 422 EP - 426 PY - 1993// DO - 10.1109/ICCAD.1993.580091 UR - https://doi.org/10.1109/ICCAD.1993.580091 UR - https://doi.ieeecomputersociety.org/10.1109/ICCAD.1993.580091 UR - https://dl.acm.org/citation.cfm?id=259863 ER - TY - CPAPER ID - DBLP:conf/iscas/ZeleLA93 AU - Zele, Rajesh H. AU - Lee, Sang-Soo AU - Allstot, David J. TI - A 3V-125 MHz CMOS Continuous-time Filter. BT - 1993 IEEE International Symposium on Circuits and Systems, ISCAS 1993, Chicago, Illinois, USA, May 3-6, 1993 SP - 1164 EP - 1167 PY - 1993// ER -