iBet uBet
web content aggregator. Adding the entire web to your favor.
Link to original content:
https://dblp.org/pid/262/0536.rss
dblp: Davide Gorret
https://dblp.org/pid/262/0536.html
dblp person page RSS feed
Thu, 25 Apr 2024 05:58:58 +0200
en-US
daily
1
released under the CC0 1.0 license
dblp@dagstuhl.de (dblp team)
dblp@dagstuhl.de (dblp team)
Computers/Computer_Science/Publications/Bibliographies
http://www.rssboard.org/rss-specification
https://dblp.org/img/logo.144x51.png
dblp: Davide Gorret
https://dblp.org/pid/262/0536.html
144
51
A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET.
https://doi.org/10.1109/JSSC.2019.2962655
Armin Tajalli
,
Mani Bastani Parizi
,
Dario Albino Carnelli
,
Chen Cao
,
Kiarash Gharibdoust
,
Davide Gorret
,
Amit Gupta
,
Christopher Hall
,
Ahmed Hassanin
,
Klaas L. Hofstra
,
Brian Holden
,
Ali Hormati
,
John Keay
,
Yohann Mogentale
,
Victor Perrin
,
John Phillips
,
Sumathi Raparthy
,
Amin Shokrollahi
,
David Stauffer
,
Richard Simpson
,
Andrew Stewart
,
Giuseppe Surace
,
Omid Talebi Amiri
,
Emanuele Truffa
,
Anton Tschank
,
Roger Ulrich
,
Christoph Walter
,
Anant Singh
:
A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET.
IEEE J. Solid State Circuits
55
(
4
)
:
1108-1123
(
2020
)]]>
https://dblp.org/rec/journals/jssc/TajalliPCCGGGHH20
Wed, 01 Jan 2020 00:00:00 +0100
A 1.02pJ/b 417Gb/s/mm USR Link in 16nm FinFET.
https://doi.org/10.23919/VLSIC.2019.8778172
Armin Tajalli
,
Mani Bastani Parizi
,
Dario Albino Carnelli
,
Chen Cao
,
John Fox
,
Kiarash Gharibdoust
,
Davide Gorret
,
Amit Gupta
,
Christopher Hall
,
Ahmed Hassanin
,
Klaas L. Hofstra
,
Brian Holden
,
Ali Hormati
,
John Keay
,
Yohann Mogentale
,
G. Paul
,
Victor Perrin
,
John Phillips
,
Sumathi Raparthy
,
Amin Shokrollahi
,
David Stauffer
,
Richard Simpson
,
Andrew Stewart
,
Giuseppe Surace
,
Omid Talebi Amiri
,
Emanuele Truffa
,
Anton Tschank
,
Roger Ulrich
,
Christoph Walter
,
Anant Singh
:
A 1.02pJ/b 417Gb/s/mm USR Link in 16nm FinFET.
VLSI Circuits
2019
:
92-
]]>
https://dblp.org/rec/conf/vlsic/TajalliBCCFGGGH19
Tue, 01 Jan 2019 00:00:00 +0100