iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://dblp.org/pid/246/0730.ris
Provider: Schloss Dagstuhl - Leibniz Center for Informatics Database: dblp computer science bibliography Content:text/plain; charset="utf-8" TY - JOUR ID - DBLP:journals/jssc/PerelmanTKMFCKMLSGM24 AU - Perelman, Yevgeny AU - Toroker, Zeev AU - Kumar, Daljeet AU - Maday, Eran AU - Familia, Noam AU - Carbone, Tzachi AU - Kidron, Gal AU - Mizrahi, Idan AU - Landau, Yoni AU - Saba, Rushdy AU - Goldberg, Yaakov AU - Meisler, Alon TI - A 116-Gb/s PAM4 0.9-pJ/b Transmitter With Eight-Tap FFE in 5-nm FinFET. JO - IEEE J. Solid State Circuits VL - 59 IS - 7 SP - 2260 EP - 2271 PY - 2024/07/ DO - 10.1109/JSSC.2024.3351372 UR - https://doi.org/10.1109/JSSC.2024.3351372 ER - TY - JOUR ID - DBLP:journals/jssc/KrupnikPLSEKSLV20 AU - Krupnik, Yoel AU - Perelman, Yevgeny AU - Levin, Itamar AU - Sanhedrai, Yosi AU - Eitan, Roee AU - Khairi, Ahmad AU - Shifman, Yizhak AU - Landau, Yoni AU - Virobnik, Udi AU - Dolev, Noam AU - Meisler, Alon AU - Cohen, Ariel TI - 112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. JO - IEEE J. Solid State Circuits VL - 55 IS - 4 SP - 1077 EP - 1085 PY - 2020// DO - 10.1109/JSSC.2019.2959511 UR - https://doi.org/10.1109/JSSC.2019.2959511 ER - TY - CPAPER ID - DBLP:conf/hotchips/GanusovICM20 AU - Ganusov, Ilya K. AU - Iyer, Mahesh A. AU - Cheng, Ning AU - Meisler, Alon TI - Agilex™ Generation of Intel® FPGAs. BT - IEEE Hot Chips 32 Symposium, HCS 2020, Palo Alto, CA, USA, August 16-18, 2020 SP - 1 EP - 26 PY - 2020// DO - 10.1109/HCS49909.2020.9220557 UR - https://doi.org/10.1109/HCS49909.2020.9220557 ER - TY - CPAPER ID - DBLP:conf/vlsic/KrupnikPLSEKLVD19 AU - Krupnik, Yoel AU - Perelman, Yevgeny AU - Levin, Itamar AU - Sanhedrai, Yosi AU - Eitan, Roee AU - Khairi, Ahmad AU - Landau, Yoni AU - Virobnik, Udi AU - Dolev, Noam AU - Meisler, Alon AU - Cohen, Ariel TI - 112 Gb/s PAM4 ADC Based SERDES Receiver for Long-Reach Channels in 10nm Process. BT - 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019 SP - 266 EP - PY - 2019// DO - 10.23919/VLSIC.2019.8778136 UR - https://doi.org/10.23919/VLSIC.2019.8778136 ER -