iBet uBet
web content aggregator. Adding the entire web to your favor.
Link to original content:
https://dblp.org/pid/177/3934.rss
dblp: A. Zainuddin
https://dblp.org/pid/177/3934.html
dblp person page RSS feed
Mon, 15 Jul 2024 00:07:44 +0200
en-US
daily
1
released under the CC0 1.0 license
dblp@dagstuhl.de (dblp team)
dblp@dagstuhl.de (dblp team)
Computers/Computer_Science/Publications/Bibliographies
http://www.rssboard.org/rss-specification
https://dblp.org/img/logo.144x51.png
dblp: A. Zainuddin
https://dblp.org/pid/177/3934.html
144
51
Hot Carrier Reliability Improvement of Thicker Gate Oxide nFET Devices in Advanced FinFETs.
https://doi.org/10.1109/IRPS.2019.8720535
M. Iqbal Mahmud
,
Amit Gupta
,
Maria Toledano-Luque
,
N. Rao Mavilla
,
Jeffrey B. Johnson
,
P. Srinivasan
,
A. Zainuddin
,
S. Rao
,
Salvatore Cimino
,
Byoung Min
,
Tanya Nigam
:
Hot Carrier Reliability Improvement of Thicker Gate Oxide nFET Devices in Advanced FinFETs.
IRPS
2019
:
1-6
]]>
https://dblp.org/rec/conf/irps/MahmudGTMJSZRCM19
Tue, 01 Jan 2019 00:00:00 +0100
Understanding gate metal work function (mWF) impact on device reliability - A holistic approach.
https://doi.org/10.1109/IRPS.2018.8353646
P. Srinivasan
,
Rakesh Ranjan
,
S. Cimino
,
A. Zainuddin
,
B. Kannan
,
L. Pantisano
,
I. Mahmud
,
G. Dilliway
,
Tanya Nigam
:
Understanding gate metal work function (mWF) impact on device reliability - A holistic approach.
IRPS
2018
:
6
]]>
https://dblp.org/rec/conf/irps/SrinivasanRCZKP18
Mon, 01 Jan 2018 00:00:00 +0100
A 14 nm SoC platform technology featuring 2nd generation Tri-Gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 um2 SRAM cells, optimized for low power, high performance and high density SoC products.
https://doi.org/10.1109/VLSIC.2015.7231380
Chia-Hong Jan
,
F. Al-amoody
,
H.-Y. Chang
,
T. Chang
,
Y.-W. Chen
,
N. Dias
,
Walid M. Hafez
,
Doug B. Ingerly
,
M. Jang
,
Eric Karl
,
S. K.-Y. Shi
,
K. Komeyli
,
H. Kilambi
,
A. Kumar
,
K. Byon
,
C.-G. Lee
,
J. Lee
,
T. Leo
,
P.-C. Liu
,
N. Nidhi
,
R. Olac-vaw
,
C. Petersburg
,
K. Phoa
,
Chetan Prasad
,
C. Quincy
,
R. Ramaswamy
,
T. Rana
,
L. Rockford
,
Aravinth Subramaniam
,
C. Tsai
,
Peter Vandervoorn
,
L. Yang
,
A. Zainuddin
,
Peng Bai
:
A 14 nm SoC platform technology featuring 2
nd
generation Tri-Gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 um
2
SRAM cells, optimized for low power, high performance and high density SoC products.
VLSIC
2015
:
12-
]]>
https://dblp.org/rec/conf/vlsic/JanACCCDHIJKSKK15
Thu, 01 Jan 2015 00:00:00 +0100