iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://dblp.org/pid/156/3935.rss
dblp: Jeong-Hyuk Choi https://dblp.org/pid/156/3935.html dblp person page RSS feed Wed, 04 Dec 2024 20:16:14 +0100 en-US daily 1 released under the CC0 1.0 license dblp@dagstuhl.de (dblp team) dblp@dagstuhl.de (dblp team) Computers/Computer_Science/Publications/Bibliographies http://www.rssboard.org/rss-specification https://dblp.org/img/logo.144x51.pngdblp: Jeong-Hyuk Choihttps://dblp.org/pid/156/3935.html14451 A 128 Gb 3b/cell V-NAND Flash Memory With 1 Gb/s I/O Rate.https://doi.org/10.1109/JSSC.2015.2474117, , , , , , , , , , , , , , , , , , , , , , , , , , , , :
A 128 Gb 3b/cell V-NAND Flash Memory With 1 Gb/s I/O Rate. IEEE J. Solid State Circuits 51(1): 204-212 ()]]>
https://dblp.org/rec/journals/jssc/JeongIKNSCYKKPK16Fri, 01 Jan 2016 00:00:00 +0100
7.1 256Gb 3b/cell V-NAND flash memory with 48 stacked WL layers.https://doi.org/10.1109/ISSCC.2016.7417941, , , , , , , , , , , , , , , , , , , , , , , , , , , , , :
7.1 256Gb 3b/cell V-NAND flash memory with 48 stacked WL layers. ISSCC : 130-131]]>
https://dblp.org/rec/conf/isscc/KangJKKCKRKLKLY16Fri, 01 Jan 2016 00:00:00 +0100
7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate.https://doi.org/10.1109/ISSCC.2016.7417945, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , :
7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate. ISSCC : 138-139]]>
https://dblp.org/rec/conf/isscc/LeeLPPYKLKLKCCY16Fri, 01 Jan 2016 00:00:00 +0100
Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming.https://doi.org/10.1109/JSSC.2014.2352293, , , , , , , , , , , , , , , , , , , , , , , , , , , , , :
Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming. IEEE J. Solid State Circuits 50(1): 204-213 ()]]>
https://dblp.org/rec/journals/jssc/ParkNKKLCCKKKPSKPLYKSARKYKSBCHKCK15Thu, 01 Jan 2015 00:00:00 +0100
7.2 A 128Gb 3b/cell V-NAND flash memory with 1Gb/s I/O rate.https://doi.org/10.1109/ISSCC.2015.7062960, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , :
7.2 A 128Gb 3b/cell V-NAND flash memory with 1Gb/s I/O rate. ISSCC : 1-3]]>
https://dblp.org/rec/conf/isscc/ImJKNSCYKKPKPYH15Thu, 01 Jan 2015 00:00:00 +0100
7.6 1GB/s 2Tb NAND flash multi-chip package with frequency-boosting interface chip.https://doi.org/10.1109/ISSCC.2015.7062964, , , , , , , , , , , , , , , , , , , , , , , , , , , , , :
7.6 1GB/s 2Tb NAND flash multi-chip package with frequency-boosting interface chip. ISSCC : 1-3]]>
https://dblp.org/rec/conf/isscc/KimLLNSKYSLRKKP15Thu, 01 Jan 2015 00:00:00 +0100
19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programming.https://doi.org/10.1109/ISSCC.2014.6757458, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , :
19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programming. ISSCC : 334-335]]>
https://dblp.org/rec/conf/isscc/ParkHKNCKKLCKCK14Wed, 01 Jan 2014 00:00:00 +0100
A 90-nm CMOS 1.8-V 2-Gb NAND flash memory for mass storage applications.https://doi.org/10.1109/JSSC.2003.818143, , , , , , , , , , , , :
A 90-nm CMOS 1.8-V 2-Gb NAND flash memory for mass storage applications. IEEE J. Solid State Circuits 38(11): 1934-1942 ()]]>
https://dblp.org/rec/journals/jssc/LeeLKLBKLLCLSCS03Wed, 01 Jan 2003 00:00:00 +0100