default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 40
Volume 40, Number 1, January 2007
- Nadia Nedjah
, Luiza de Macedo Mourelle:
Embedded cryptographic hardware. 1-2 - Akashi Satoh, Tadanobu Inoue:
ASIC-hardware-focused comparison for hash functions MD5, RIPEMD-160, and SHS. 3-10 - T. S. Ganesh, Michael T. Frederick, T. S. B. Sudarshan, Arun K. Somani:
Hashchip: A shared-resource multi-hash function processor architecture on FPGA. 11-19 - François-Xavier Standaert, Gilles Piret, Gaël Rouvroy, Jean-Jacques Quisquater:
FPGA implementations of the ICEBERG block cipher. 20-27 - Tim Kerins, William P. Marnane, Emanuel M. Popovici:
Versatile hardware architectures for GF(pm) arithmetic in public key cryptography. 28-35 - Nadia Nedjah, Luiza de Macedo Mourelle:
Efficient and secure cryptographic systems based on addition chains: Hardware design vs. software/hardware co-design. 36-44 - Alireza Hodjat, Lejla Batina, David Hwang, Ingrid Verbauwhede:
HW/SW co-design of a hyperelliptic curve cryptosystem using a microcode instruction set coprocessor. 45-51 - Eric Peeters, François-Xavier Standaert, Jean-Jacques Quisquater:
Power and electromagnetic analysis: Improved model, consequences and comparisons. 52-60
Volume 40, Number 2, February 2007
- Laurence Tianruo Yang, José G. Delgado-Frias, Yiming Li, Mohammed Y. Niamat, Dimitrios Soudris, Srinivasa Vemuru:
Preface. 61 - Kyung Tae Do, Young Hwan Kim, Haeng Seon Son:
Timing modeling of latch-controlled sub-systems. 62-73 - Konstantinos Tatas, George Koutroumpezis, Dimitrios Soudris, Adonios Thanailakis:
Architecture design of a coarse-grain reconfigurable multiply-accumulate unit for data-intensive applications. 74-93 - Philippe Coussy, Emmanuel Casseau, Pierre Bomel, Adel Baganne, Eric Martin:
Constrained algorithmic IP design for system-on-chip. 94-105 - Bill Lin:
Compiling concurrent programs for embedded sequential execution. 106-117 - Eduardo A. C. da Costa, José Monteiro, Sergio Bampi:
A new array architecture for signed multiplication using Gray encoded radix-2m operands. 118-132 - Martin John Burbidge, Jim Tijou:
Towards generic charge-pump phase-locked loop, jitter estimation techniques using indirect on chip methods. 133-148 - Zahra Sadat Ebadi, Alireza Nasiri Avanaki, Resve A. Saleh, André Ivanov:
Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip. 149-160 - Hung-Mu Chou, Jam-Wen Lee, Yiming Li:
A floating gate design for electrostatic discharge protection circuits. 161-166 - Deshanand P. Singh, Stephen Dean Brown:
An area-efficient timing closure technique for FPGAs using Shannon's expansion. 167-173 - Ling Wang, Yingtao Jiang, Henry Selvaraj:
Scheduling and optimal voltage selection with multiple supply voltages under resource constraints. 174-182 - Sankalp Kallakuri, Alex Doboli, Simona Doboli:
Applying stochastic modeling to bus arbitration for systems-on-chip. 183-191
Volume 40, Number 3, April 2007
- Hui Zhang, Simona Doboli, Hua Tang, Alex Doboli:
Compiled code simulation of analog and mixed-signal systems using piecewise linear modeling of nonlinear parameters: A case study for DeltaSigma modulator simulation. 193-208 - K. R. Santha, Vaidehi V.:
Design of efficient architectures for 1-D and 2-D DLMS adaptive filters. 209-225 - Jinjun Xiong, Lei He:
Full-chip multilevel routing for power and signal integrity. 226-234 - Sotirios G. Ziavras, Alexandros V. Gerbessiotis, Rohan Bafna:
Coprocessor design to support MPI primitives in configurable multiprocessors. 235-252 - Yongqiang Lu, Xianlong Hong, Qiang Zhou, Yici Cai, Jun Gu:
An efficient quadratic placement based on search space traversing technology. 253-260 - Pavel V. Nikitin, Chuanjin Richard Shi:
VHDL-AMS based modeling and simulation of mixed-technology microsystems: a tutorial. 261-273 - Kunihiro Fujiyoshi, Chikaaki Kodama, Akira Ikeda:
A fast algorithm for rectilinear block packing based on selected sequence-pair. 274-284 - Bhaskar Pal, Ansuman Banerjee, Pallab Dasgupta, P. P. Chakrabarti:
BUSpec: A framework for generation of verification aids for standard bus protocol specifications. 285-304 - Jens Vygen:
New theoretical results on quadratic placement. 305-314 - Yiorgos Makris, Alex Orailoglu:
On the identification of modular test requirements for low cost hierarchical test path construction. 315-325 - Krishnan Srinivasan, Karam S. Chatha:
Integer linear programming and heuristic techniques for system-level low power scheduling on multiprocessor architectures under throughput constraints. 326-354 - Ilham Hassoune, François Macé, Denis Flandre, Jean-Didier Legat:
Dynamic differential self-timed logic families for robust and low-power security ICs. 355-364 - Sotir Ouzounov, Engel Roza, Hans Hegt, Gerard van der Weide, Arthur H. M. van Roermund:
Design of MOS transconductors with low noise and low harmonic distortion for minimum current consumption. 365-379
Volume 40, Number 4, July 2007
- Igor L. Markov, Louis Scheffer, Dirk Stroobandt:
Special issue on System-Level Interconnect Prediction. 381 - Wim Heirman, Joni Dambre, Iñigo Artundo, Christof Debaes, Hugo Thienpont, Dirk Stroobandt, Jan M. Van Campenhout:
Predicting reconfigurable interconnect performance in distributed shared-memory systems. 382-393 - Brajesh Kumar Kaushik, Sankar Sarkar, Rajendra Prasad Agarwal:
Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load. 394-405 - Yaoguang Wei, Sheqin Dong, Xianlong Hong:
APWL-Y: An accurate and efficient wirelength estimation technique for hexagon/triangle placement. 406-419 - Tao Wan, Malgorzata Chrzanowska-Jeske:
A novel net-degree distribution model and its application to floorplanning benchmark generation. 420-433 - Guoqing Chen, Hui Chen, Mikhail Haurylau, Nicholas Nelson, David H. Albonesi, Philippe M. Fauchet, Eby G. Friedman:
Predictions of CMOS compatible on-chip optical interconnect. 434-446
- João M. S. Silva, L. Miguel Silveira:
Substrate model extraction using finite differences and parallel multigrid. 447-460 - Magdy A. El-Moursy, Eby G. Friedman:
Wire shaping of RLC interconnects. 461-472 - Hyun-Sung Kim, Sung-Woon Lee:
LFSR multipliers over GF(2m) defined by all-one polynomial. 473-478 - Sylvain Guilley, Philippe Hoogvorst, Renaud Pacalet:
A fast pipelined multi-mode DES architecture operating in IP representation. 479-489 - Ming Z. Zhang, Vijayan K. Asari:
An efficient multiplier-less architecture for 2-D convolution with quadrant symmetric kernels. 490-502 - Jing Huang, Mariam Momenzadeh, Fabrizio Lombardi:
Analysis of missing and additional cell defects in sequential quantum-dot cellular automata. 503-515 - Jeffrey Fan, Sheldon X.-D. Tan, Yici Cai, Xianlong Hong:
Partitioning-based decoupling capacitor budgeting via sequence of linear programming. 516-524 - Soumen Maity, Amiya Nayak, S. Ramsundar:
Characterization, testing and reconfiguration of faults in mesh networks. 525-535 - Omar S. Elkeelany, Ghulam M. Chaudhry:
Integrating firewire peripheral interface with an ethernet custom network processor. 536-548 - Mustafa Gök:
A novel IEEE rounding algorithm for high-speed floating-point multipliers. 549-560 - Vishal Khandelwal, Ankur Srivastava:
Active mode leakage reduction using fine-grained forward body biasing strategy. 561-570
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-11 20:33 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
