default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID4th SLIP 2002: San Diego, CA, USA
- The Fourth IEEE/ACM International Workshop on System-Level Interconnect Prediction (SLIP 2002), April 6-7, 2002, San Diego, California, USA, Proceedings. ACM 2002
Expanding Rentian Analysis
- Stephen E. Krufka, Phillip Christie:
Terminal optimization analysis for functional block re-use. 3-8 - Joni Dambre, Peter Verplaetse, Dirk Stroobandt, Jan Van Campenhout:
Getting more out of Donath's hierarchical model for interconnect prediction. 9-16 - Tianpei Zhang, Sachin S. Sapatnekar:
Optimized pin assignment for lower routing congestion after floorplanning phase. 17-21 - Amit Singh, Malgorzata Marek-Sadowska:
FPGA interconnect planning. 23-30
The X Architecture: Not your father's diagonal wiring
- Steven L. Teig:
The X architecture: not your father's diagonal wiring. 33-37
Estimation Needs for Future Networking Systems Interconnect
- Sudhakar Muddu:
Estimation needs for future networking systems interconnect. 41-44
Power Grid and Signal Integrity Analysis
- Andrey V. Mezhiba, Eby G. Friedman:
Scaling trends of on-chip Power distribution noise. 47-53 - Sani R. Nassif, Onsi Fakhouri:
Technology trends in power-grid-induced noise. 55-59 - Seongkyun Shin, Yungseon Eo, William R. Eisenstadt
, Jongin Shim:
Analytical signal integrity verification models for inductance-dominant multi-coupled VLSI interconnects. 61-68
Reconfigurable Interconnect for Next Generation Systems
- Ingrid Verbauwhede, M.-C. Frank Chang:
Reconfigurable interconnect for next generation systems. 71-74
Using Prediction for Performance Optimization and Estimation
- Murat R. Becer, David T. Blaauw, Ibrahim N. Hajj, Rajendran Panda:
Early probabilistic noise estimation for capacitively coupled interconnects. 77-83 - Hongyu Chen, Changge Qiao, Feng Zhou, Chung-Kuan Cheng:
Refined single trunk tree: a rectilinear steiner tree generator for interconnect prediction. 85-89 - Muzammil Iqbal, Ahmed Sharkawy, Usman Hameed, Phillip Christie:
Stochastic wire length sampling for cycle time estimation. 91-96 - Raymond A. Wildman, Joshua I. Kramer, Daniel S. Weile, Phillip Christie:
Wire layer geometry optimization using stochastic wire sampling. 97-102
Interconnect Exploration for Future Wire Dominated Technologies
- Antonis Papanikolaou, Miguel Miranda, Francky Catthoor, Henk Corporaal, Hugo De Man, David De Roest, Michele Stucchi, Karen Maex:
Interconnect exploration for future wire dominated technologies. 105-106
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-12 20:46 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
