{"id":"https://openalex.org/W4251474723","doi":"https://doi.org/10.7873/date.2013.079","title":"A Transition-Signaling Bundled Data NoC Switch Architecture for Cost-effective GALS Multicore Systems","display_name":"A Transition-Signaling Bundled Data NoC Switch Architecture for Cost-effective GALS Multicore Systems","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W4251474723","doi":"https://doi.org/10.7873/date.2013.079"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.7873/date.2013.079","pdf_url":null,"source":{"id":"https://openalex.org/S4363608094","display_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037565685","display_name":"Alberto Ghiribaldi","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Ghiribaldi","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023548648","display_name":"Steven M. Nowick","orcid":"https://orcid.org/0000-0002-8837-8109"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven M. Nowick","raw_affiliation_strings":["Dept. of Computer Science, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.784,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":48,"citation_normalized_percentile":{"value":0.972413,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"332","last_page":"337"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9969,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9964,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6033657}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8257664},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7631628},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.64846027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.60597074},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6033657},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.51477075},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.48463613},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47865996},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.46377057},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42151344},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32902822},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24294156},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21394631},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13199729},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.09980291},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.7873/date.2013.079","pdf_url":null,"source":{"id":"https://openalex.org/S4363608094","display_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4237360612","https://openalex.org/W2909257077","https://openalex.org/W2625369955","https://openalex.org/W2618398667","https://openalex.org/W2568855487","https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W2122502560","https://openalex.org/W2120877146","https://openalex.org/W2111607776"],"abstract_inverted_index":{"Asynchronous":[0],"networks-on-chip":[1],"(NoCs)":[2],"are":[3],"an":[4,80],"appealing":[5],"solution":[6,121],"to":[7,33,73,79,98],"tackle":[8],"the":[9,17,37,75,87,114],"synchronization":[10],"challenge":[11],"in":[12,95,101,110],"modern":[13],"multicore":[14],"systems":[15],"through":[16],"implementation":[18],"of":[19,39,119],"a":[20,58,92,106,123],"GALS":[21],"paradigm.":[22],"However,":[23],"they":[24],"have":[25],"found":[26],"only":[27],"limited":[28],"applicability":[29],"so":[30],"far":[31],"due":[32],"two":[34],"main":[35],"reasons:":[36],"lack":[38],"proper":[40],"design":[41,61],"tool":[42],"flows":[43],"as":[44,46],"well":[45],"their":[47,52],"significant":[48],"area":[49],"footprint":[50],"over":[51],"synchronous":[53,83],"counterparts.":[54],"This":[55],"paper":[56],"proposes":[57],"largely":[59],"unexplored":[60],"point":[62],"for":[63],"asynchronous":[64,89],"NoCs,":[65],"relying":[66],"on":[67],"transition-signaling":[68],"bundled":[69],"data,":[70],"which":[71],"contributes":[72],"break":[74],"above":[76],"barriers.":[77],"Compared":[78],"existing":[81],"lightweight":[82],"switch":[84,90],"architecture,":[85],"xpipesLite,":[86],"post-layout":[88],"achieved":[91],"71%":[93],"reduction":[94,100,109],"area,":[96],"up":[97],"85%":[99],"overall":[102],"power":[103],"consumption,":[104],"and":[105],"44%":[107],"average":[108],"energy-per-flit,":[111],"while":[112],"mastering":[113],"more":[115],"stringent":[116],"timing":[117],"assumptions":[118],"this":[120],"with":[122],"semi-automated":[124],"synthesis":[125],"flow.":[126]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4251474723","counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":6}],"updated_date":"2024-12-07T16:11:04.921427","created_date":"2022-05-12"}
