{"id":"https://openalex.org/W2064676656","doi":"https://doi.org/10.1587/elex.12.20150001","title":"Non-binary digital calibration for split-capacitor DAC in SAR ADC","display_name":"Non-binary digital calibration for split-capacitor DAC in SAR ADC","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2064676656","doi":"https://doi.org/10.1587/elex.12.20150001","mag":"2064676656"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150001","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/4/12_12.20150001/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://www.jstage.jst.go.jp/article/elex/12/4/12_12.20150001/_pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100553446","display_name":"Yawei Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yawei Guo","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009576623","display_name":"Yue Wu","orcid":"https://orcid.org/0000-0002-3459-5079"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yue Wu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103497178","display_name":"Dongdong Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dongdong Guo","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075507579","display_name":"Xu Cheng","orcid":"https://orcid.org/0000-0002-0314-0178"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017560036","display_name":"Zhiyi Yu","orcid":"https://orcid.org/0000-0002-8802-0457"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University","institution_ids":["https://openalex.org/I24943067"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":2,"citation_normalized_percentile":{"value":0.431731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":73,"max":77},"biblio":{"volume":"12","issue":"4","first_page":"20150001","last_page":"20150001"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog Circuit Design for Biomedical Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog Circuit Design for Biomedical Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CMOS Image Sensor Technology","score":0.9981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Phase-Locked Loops in High-Speed Circuits","score":0.9975,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.9388075},{"id":"https://openalex.org/keywords/shaping","display_name":"Shaping","score":0.5899348},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5563386},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.5533589},{"id":"https://openalex.org/keywords/pixel-level-adc","display_name":"Pixel-Level ADC","score":0.538129},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-Digital Converter","score":0.507869}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.9388075},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.80004716},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7650963},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6593096},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.60225964},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.5899348},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.58306956},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5563386},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.5533589},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.54589784},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.45456225},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42404044},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4109248},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31585652},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2748297},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25845572},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23420405},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.068195134},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150001","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/4/12_12.20150001/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1587/elex.12.20150001","pdf_url":"https://www.jstage.jst.go.jp/article/elex/12/4/12_12.20150001/_pdf","source":{"id":"https://openalex.org/S207433681","display_name":"IEICE Electronics Express","issn_l":"1349-2543","issn":["1349-2543","1349-9467"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.76}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":5,"referenced_works":["https://openalex.org/W1976274808","https://openalex.org/W2030300946","https://openalex.org/W2038370925","https://openalex.org/W2053451635","https://openalex.org/W2140351762"],"related_works":["https://openalex.org/W3213706674","https://openalex.org/W2742121197","https://openalex.org/W2564593953","https://openalex.org/W2484661717","https://openalex.org/W2328533464","https://openalex.org/W2098692728","https://openalex.org/W2013532635","https://openalex.org/W2006967018","https://openalex.org/W2003631798","https://openalex.org/W1995648121"],"abstract_inverted_index":{"A":[0],"non-binary":[1],"digital":[2],"calibration":[3,21,72],"scheme":[4,22,109],"is":[5,53,94],"proposed":[6,108],"for":[7,43],"split-capacitor":[8],"digital-to-analog":[9],"converter":[10,18],"(DAC)":[11],"in":[12,46,49,55,65],"successive":[13],"approximation":[14],"register":[15],"(SAR)":[16],"analog-to-digital":[17],"(ADC).":[19],"This":[20],"improves":[23],"linearity":[24],"without":[25,115],"additional":[26],"analog":[27],"circuits":[28],"and":[29,97],"relaxes":[30],"the":[31,34,56,71,98,107],"requirement":[32],"of":[33,58,81],"comparator":[35],"offset.":[36],"Furthermore,":[37],"it":[38],"allows":[39],"bigger":[40],"settling":[41],"error":[42],"each":[44],"capacitor":[45],"MSB":[47],"array":[48],"normal":[50],"operation.":[51],"It":[52],"utilized":[54],"design":[57],"a":[59,78],"10b":[60],"50":[61],"MS/s":[62],"SAR":[63],"ADC":[64,99],"65":[66],"nm":[67],"CMOS":[68],"technology":[69],"with":[70,111],"circuitry":[73],"integrated.":[74],"Measurement":[75],"results":[76],"show":[77],"peak":[79],"SNDR":[80],"56.2":[82],"dB,":[83],"while":[84],"consuming":[85],"0.82":[86],"mW":[87],"from":[88],"1.2":[89],"V":[90],"supply.":[91],"The":[92],"FOM":[93],"31.1":[95],"fJ/conv.-step":[96],"occupies":[100],"0.057":[101],"mm2":[102],"active":[103],"area,":[104],"which":[105],"proves":[106],"compared":[110],"our":[112],"previous":[113],"work":[114],"calibration.":[116]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2064676656","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2024-09-25T18:46:45.805678","created_date":"2016-06-24"}
