{"id":"https://openalex.org/W2072176523","doi":"https://doi.org/10.1145/2660540.2661007","title":"A novel State Assignment method for Extended Burst-Mode FSM design using Genetic Algorithm","display_name":"A novel State Assignment method for Extended Burst-Mode FSM design using Genetic Algorithm","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2072176523","doi":"https://doi.org/10.1145/2660540.2661007","mag":"2072176523"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/2660540.2661007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109053347","display_name":"Tiago Curtinhas","orcid":null},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Tiago Curtinhas","raw_affiliation_strings":["Electronic Engineering Division, Technological Institute of Aeronautics -- IEEA -- ITA, S\u00e3o Jos\u00e9 dos Campos -- S\u00e3o Paulo -- Brazil"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Division, Technological Institute of Aeronautics -- IEEA -- ITA, S\u00e3o Jos\u00e9 dos Campos -- S\u00e3o Paulo -- Brazil","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009078527","display_name":"Duarte L. Oliveira","orcid":null},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Duarte L. Oliveira","raw_affiliation_strings":["Electronic Engineering Division, Technological Institute of Aeronautics -- IEEA -- ITA, S\u00e3o Jos\u00e9 dos Campos -- S\u00e3o Paulo -- Brazil"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Division, Technological Institute of Aeronautics -- IEEA -- ITA, S\u00e3o Jos\u00e9 dos Campos -- S\u00e3o Paulo -- Brazil","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112249506","display_name":"Lester A. Faria","orcid":null},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lester A. Faria","raw_affiliation_strings":["Electronic Engineering Division, Technological Institute of Aeronautics -- IEEA -- ITA, S\u00e3o Jos\u00e9 dos Campos -- S\u00e3o Paulo -- Brazil"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Division, Technological Institute of Aeronautics -- IEEA -- ITA, S\u00e3o Jos\u00e9 dos Campos -- S\u00e3o Paulo -- Brazil","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074539605","display_name":"Osamu Saotome","orcid":"https://orcid.org/0000-0002-1568-9299"},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Osamu Saotome","raw_affiliation_strings":["Electronic Engineering Division, Technological Institute of Aeronautics -- IEEA -- ITA, S\u00e3o Jos\u00e9 dos Campos -- S\u00e3o Paulo -- Brazil"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Division, Technological Institute of Aeronautics -- IEEA -- ITA, S\u00e3o Jos\u00e9 dos Campos -- S\u00e3o Paulo -- Brazil","institution_ids":["https://openalex.org/I107428990"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.323,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":9,"citation_normalized_percentile":{"value":0.643147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":85,"max":86},"biblio":{"volume":"2010","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.46631488},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.44753432},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43506408}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.71620214},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.69515353},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5794741},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5526201},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5439229},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5021291},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.47080147},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.46631488},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4479982},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.44753432},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.44657958},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43506408},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4215623},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4118476},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3271349},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.27701205},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26505333},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23983446},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15516272},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.115356326},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/2660540.2661007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":27,"referenced_works":["https://openalex.org/W1498870363","https://openalex.org/W1505816907","https://openalex.org/W1514444429","https://openalex.org/W1523871158","https://openalex.org/W1535262937","https://openalex.org/W1554812212","https://openalex.org/W1577323490","https://openalex.org/W1602777099","https://openalex.org/W1949438111","https://openalex.org/W1975331880","https://openalex.org/W1986303107","https://openalex.org/W2002037632","https://openalex.org/W2005130273","https://openalex.org/W2033724727","https://openalex.org/W2058948603","https://openalex.org/W2115894212","https://openalex.org/W2124260068","https://openalex.org/W2125965694","https://openalex.org/W2135194304","https://openalex.org/W2135781151","https://openalex.org/W2137541450","https://openalex.org/W2137807823","https://openalex.org/W2161901477","https://openalex.org/W2165997179","https://openalex.org/W2544595046","https://openalex.org/W4213333889","https://openalex.org/W4298011152"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W364924225","https://openalex.org/W2590986178","https://openalex.org/W2535130387","https://openalex.org/W2384756109","https://openalex.org/W2369485957","https://openalex.org/W2237508561","https://openalex.org/W2078264798","https://openalex.org/W1993985975","https://openalex.org/W1731143506"],"abstract_inverted_index":{"With":[0],"the":[1,15,46,79,104,108,117,120,138,145,152,166,195,207,225,233,243,250,253],"evolution":[2],"of":[3,48,66,81,83,99,122,148,174,188,197,201,204,209,222,227,235,240,245,267],"microelectronics,":[4],"more":[5,7],"and":[6,41,94,106,126,143,168,192,206,237,252,260],"high-complexity":[8],"digital":[9,85],"systems":[10,25],"are":[11,75],"been":[12],"designed.":[13],"Once":[14],"global":[16],"clock":[17,39,42],"signal":[18],"is":[19,53,89,134],"a":[20,54,60,96,129,172,238,264],"main":[21],"concern":[22],"for":[23,50,63],"synchronous":[24],"design,":[26],"asynchronous":[27,84],"circuits":[28,272],"seem":[29],"to":[30,136,155,171,179,214],"be":[31],"an":[32,185,219],"interesting":[33],"alternative,":[34],"once":[35,114],"they":[36],"don't":[37],"present":[38],"skew":[40],"distribution":[43],"problems.":[44],"However,":[45],"lack":[47],"tools":[49],"automatic":[51],"synthesis":[52],"major":[55],"drawback.":[56],"This":[57],"paper":[58],"proposes":[59],"new":[61],"algorithm":[62,93,167],"state":[64,100,149,198,229],"assignment":[65],"Extended":[67],"Burst-Mode":[68],"Asynchronous":[69],"Finite":[70],"State":[71],"Machines":[72],"(XBM_AFSM),":[73],"which":[74],"widely":[76],"used":[77],"in":[78,112,140,151,194,224,232,242,270],"design":[80],"Controllers":[82],"systems.":[86],"The":[87],"proposal":[88],"based":[90],"on":[91],"genetic":[92],"introduces":[95],"novel":[97],"style":[98],"assignment.":[101],"It":[102],"improves":[103],"results":[105],"overcomes":[107],"previous":[109],"methods":[110],"found":[111],"literature":[113],"it":[115,133],"addresses":[116],"\"state":[118],"minimization\",":[119],"\"free":[121],"critical":[123],"race":[124],"coding\"":[125],"\"coverage\"":[127],"as":[128],"single":[130],"problem.":[131],"Furthermore,":[132],"able":[135],"detect":[137],"conflicts":[139],"XBM":[141,153],"specification":[142,154],"insert":[144],"minimum":[146],"number":[147,196,200,203,208,226,234,244],"variables":[150],"eliminate":[156],"those":[157],"conflicts.":[158],"A":[159],"dedicated":[160,254],"computational":[161,255],"tool":[162,256],"called":[163],"SAGAAs":[164,217,257],"implements":[165],"was":[169],"tested":[170],"set":[173],"36":[175],"benchmarks.":[176],"When":[177,212],"compared":[178,213],"3D":[180],"tool,":[181,216],"our":[182],"method":[183,251],"achieved":[184,258],"average":[186,220],"reduction":[187,221],"13.33%,":[189],"35.65%,":[190],"32.15%":[191],"39.12%":[193],"variables,":[199,230],"products,":[202],"literals":[205],"switching,":[210],"respectively.":[211],"Minimalist":[215],"provided":[218],"52%":[223],"inserted":[228],"11%":[231],"literals,":[236],"penalty":[239],"8%":[241],"products.":[246],"Results":[247],"show":[248],"that":[249],"good":[259],"reliable":[261],"results,":[262],"showing":[263],"high":[265],"potential":[266],"practical":[268],"implementation":[269],"actual":[271],"design.":[273]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2072176523","counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2024-12-11T05:10:48.368323","created_date":"2016-06-24"}
