{"id":"https://openalex.org/W2171452856","doi":"https://doi.org/10.1109/vlsid.2007.150","title":"STEFAL: A System Level Temperature- and Floorplan-Aware Leakage Power Estimator for SoCs","display_name":"STEFAL: A System Level Temperature- and Floorplan-Aware Leakage Power Estimator for SoCs","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2171452856","doi":"https://doi.org/10.1109/vlsid.2007.150","mag":"2171452856"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2007.150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040193683","display_name":"Aseem Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aseem Gupta","raw_affiliation_strings":["Center for Embedded Computer Systems University of California Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems University of California Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil Dutt","raw_affiliation_strings":["Center for Embedded Computer Systems University of California Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems University of California Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008034875","display_name":"Fadi Kurdahi","orcid":"https://orcid.org/0000-0002-6982-365X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fadi Kurdahi","raw_affiliation_strings":["Center for Embedded Computer Systems University of California Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems University of California Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077269784","display_name":"K.S. Khouri","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kamal Khouri","raw_affiliation_strings":["Design Technology Organization Freescale Semiconductor Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Design Technology Organization Freescale Semiconductor Inc., Austin, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011349515","display_name":"Magdy S. Abadir","orcid":"https://orcid.org/0000-0003-4046-2472"},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"Magdy Abadir","raw_affiliation_strings":["Design Technology Organization Freescale Semiconductor Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Design Technology Organization Freescale Semiconductor Inc., Austin, TX, USA","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.098,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":12,"citation_normalized_percentile":{"value":0.804658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":84,"max":85},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9839352},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6575655},{"id":"https://openalex.org/keywords/leakage-reduction","display_name":"Leakage Reduction","score":0.517933},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power Optimization","score":0.51409},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.47920212},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43458056},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.4149838}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9839352},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.6807238},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6575655},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.50047255},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.47920212},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.470002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46224192},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43758973},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43458056},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.4149838},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40293255},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37146324},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3706224},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.189778},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13772044},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.116099715},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2007.150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W2100404320","https://openalex.org/W2110090002","https://openalex.org/W2118955652","https://openalex.org/W2122330963","https://openalex.org/W2125263803","https://openalex.org/W2130342263","https://openalex.org/W2131862714","https://openalex.org/W2159974434","https://openalex.org/W2165447916"],"related_works":["https://openalex.org/W4388721364","https://openalex.org/W4308092838","https://openalex.org/W2942050196","https://openalex.org/W2781601456","https://openalex.org/W2144917103","https://openalex.org/W2138401961","https://openalex.org/W2136259296","https://openalex.org/W2133803564","https://openalex.org/W1985714852","https://openalex.org/W1953929790"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"the":[3,6,9,12,40,43,46,53,79,87,91,94],"authors":[4,57],"demonstrate":[5],"impact":[7],"of":[8,16,42,89],"floorplan":[10,31,41],"on":[11,19,62],"temperature-dependent":[13],"leakage":[14,33,54,80,98],"power":[15,34,49,81,99],"a":[17,24,75],"system":[18,26],"chip":[20],"(SoC).":[21],"We":[22],"propose":[23],"novel":[25],"level":[27],"temperature":[28,95],"aware":[29,32],"and":[30,45,71,93],"estimator,":[35],"STEFAL,":[36],"which":[37],"considers":[38],"both":[39],"SoC":[44,65],"cycle-by-cycle":[47],"dynamic":[48],"behavior":[50],"while":[51],"estimating":[52],"power.":[55],"The":[56],"implemented":[58],"our":[59],"estimation":[60,100],"methodology":[61],"ten":[63],"industrial":[64],"designs":[66],"from":[67],"Freescale":[68],"Semiconductor":[69],"Inc.":[70],"observed":[72],"up":[73],"to":[74],"190%":[76],"difference":[77],"in":[78],"between":[82],"various":[83],"floorplans,":[84],"clearly":[85],"showing":[86],"importance":[88],"considering":[90],"floorplans":[92],"profile":[96],"during":[97]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2171452856","counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2024-11-28T07:59:04.737563","created_date":"2016-06-24"}
