iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://api.openalex.org/works/doi:10.1109/TVLSI.2019.2904105
{"id":"https://openalex.org/W2933246250","doi":"https://doi.org/10.1109/tvlsi.2019.2904105","title":"DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates","display_name":"DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates","publication_year":2019,"publication_date":"2019-03-26","ids":{"openalex":"https://openalex.org/W2933246250","doi":"https://doi.org/10.1109/tvlsi.2019.2904105","mag":"2933246250"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2904105","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074206065","display_name":"Inayat Ullah","orcid":"https://orcid.org/0000-0003-2457-7309"},"institutions":[{"id":"https://openalex.org/I152238500","display_name":"Chosun University","ror":"https://ror.org/01zt9a375","country_code":"KR","type":"education","lineage":["https://openalex.org/I152238500"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Inayat Ullah","raw_affiliation_strings":["Department of Computer Engineering, Chosun University, Gwangju, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Chosun University, Gwangju, South Korea","institution_ids":["https://openalex.org/I152238500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067307648","display_name":"Zahid Ullah","orcid":"https://orcid.org/0000-0002-5633-6764"},"institutions":[{"id":"https://openalex.org/I4210112203","display_name":"CECOS University","ror":"https://ror.org/01xyxtp53","country_code":"PK","type":"education","lineage":["https://openalex.org/I4210112203"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Zahid Ullah","raw_affiliation_strings":["Department of Electrical Engineering, CECOS University of IT and Emerging Sciences, Peshawar, Pakistan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, CECOS University of IT and Emerging Sciences, Peshawar, Pakistan","institution_ids":["https://openalex.org/I4210112203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036617920","display_name":"Umar Afzaal","orcid":"https://orcid.org/0000-0003-1502-8607"},"institutions":[{"id":"https://openalex.org/I152238500","display_name":"Chosun University","ror":"https://ror.org/01zt9a375","country_code":"KR","type":"education","lineage":["https://openalex.org/I152238500"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Umar Afzaal","raw_affiliation_strings":["Department of Computer Engineering, Chosun University, Gwangju, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Chosun University, Gwangju, South Korea","institution_ids":["https://openalex.org/I152238500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073344264","display_name":"Jeong\u2013A Lee","orcid":"https://orcid.org/0000-0002-5166-0629"},"institutions":[{"id":"https://openalex.org/I152238500","display_name":"Chosun University","ror":"https://ror.org/01zt9a375","country_code":"KR","type":"education","lineage":["https://openalex.org/I152238500"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeong-A Lee","raw_affiliation_strings":["Department of Computer Engineering, Chosun University, Gwangju, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Chosun University, Gwangju, South Korea","institution_ids":["https://openalex.org/I152238500"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.78,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":26,"citation_normalized_percentile":{"value":0.999504,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":94},"biblio":{"volume":"27","issue":"6","first_page":"1298","last_page":"1307"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Algorithms and Architectures for Packet Classification","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Algorithms and Architectures for Packet Classification","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Content-Centric Networking for Information Delivery","score":0.9887,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Text Compression and Indexing Algorithms","score":0.9299,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tcam-architectures","display_name":"TCAM Architectures","score":0.567474},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5539639},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.552498},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-Addressable Memory","score":0.513527}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.81245995},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.75644696},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.70065325},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.557127},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5539639},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.552498},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.54026854},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5331074},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4904327},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.43192136},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42525953},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2435553},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.09703529},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2904105","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.51,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[{"funder":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea","award_id":"NRF-2016R1A2B4010382"},{"funder":"https://openalex.org/F4320335199","funder_display_name":"Korea Institute of Energy Technology Evaluation and Planning","award_id":"20184010201650"}],"datasets":[],"versions":[],"referenced_works_count":35,"referenced_works":["https://openalex.org/W1536792390","https://openalex.org/W1996995107","https://openalex.org/W2006115588","https://openalex.org/W2013406643","https://openalex.org/W2021260287","https://openalex.org/W2028212645","https://openalex.org/W2036642572","https://openalex.org/W2039146729","https://openalex.org/W2068933159","https://openalex.org/W2071871891","https://openalex.org/W2072391395","https://openalex.org/W2074471895","https://openalex.org/W2107458734","https://openalex.org/W2110627824","https://openalex.org/W2110850401","https://openalex.org/W2137959021","https://openalex.org/W2162597606","https://openalex.org/W2165082655","https://openalex.org/W2231737954","https://openalex.org/W2243967874","https://openalex.org/W2296242022","https://openalex.org/W2346685430","https://openalex.org/W2546702912","https://openalex.org/W2561621772","https://openalex.org/W2569452586","https://openalex.org/W2570117515","https://openalex.org/W2767585707","https://openalex.org/W2775497364","https://openalex.org/W2791525288","https://openalex.org/W2793849100","https://openalex.org/W2795975079","https://openalex.org/W2796417987","https://openalex.org/W2800960409","https://openalex.org/W2896415393","https://openalex.org/W4239721110"],"related_works":["https://openalex.org/W4308939306","https://openalex.org/W4232508085","https://openalex.org/W3009852985","https://openalex.org/W3003628452","https://openalex.org/W2947178375","https://openalex.org/W2776397918","https://openalex.org/W2386482964","https://openalex.org/W2371841116","https://openalex.org/W2349458260","https://openalex.org/W2065192738"],"abstract_inverted_index":{"Ternary":[0],"content-addressable":[1],"memory":[2,8,113],"(TCAM)":[3],"designed":[4,40],"using":[5,41],"static":[6],"random-access":[7],"(SRAM)-based":[9],"field-programmable":[10],"gate":[11],"arrays":[12],"(FPGAs)":[13],"offers":[14],"a":[15,24,73,177,197,204,215,230],"promising":[16],"lookup":[17,96,178],"performance.":[18],"However,":[19],"the":[20,87,95,111,117,124,137,140,150,161,209],"update":[21,59,169,188],"process":[22],"in":[23,48,64,91,101,116],"TCAM":[25,36,79,125,202],"table":[26,97,126],"poses":[27],"significant":[28],"challenges":[29],"for":[30,37],"efficiently":[31],"employing":[32],"SRAM-based":[33,35,211],"TCAM.":[34],"FPGAs":[38],"is":[39],"block":[42,115],"RAM":[43,46,89],"or":[44],"distributed":[45,88],"resources":[47,90,103],"FPGAs.":[49,84,92],"Such":[50],"designs":[51],"suspend":[52],"search":[53,167,218],"operations":[54,170],"during":[55],"an":[56,187],"already":[57],"high-latency":[58],"operation,":[60],"rendering":[61],"them":[62],"infeasible":[63],"applications":[65],"that":[66,157],"require":[67],"high-frequency":[68],"updates.":[69],"This":[70,175],"paper":[71],"presents":[72],"dynamically":[74],"updatable":[75],"energy-":[76],"and":[77,134,168,220,229],"resource-efficient":[78],"design":[80],"(DURE)":[81],"based":[82],"on":[83,196,203],"DURE":[85,144,213],"exploits":[86],"More":[93],"specifically,":[94],"RAMs":[98],"(LUTRAMs)":[99],"available":[100],"SLICEM":[102],"are":[104,127,158],"configured":[105],"as":[106],"quad-port":[107],"RAM,":[108],"which":[109],"constitutes":[110],"basic":[112],"(BM)":[114],"implementation":[118],"of":[119,123,131,139,152,180,190],"DURE.":[120],"The":[121],"contents":[122],"divided":[128],"into":[129],"chunks":[130],"equal":[132],"size":[133,201],"mapped":[135],"onto":[136],"LUTRAMs":[138,151],"proposed":[141],"BM":[142,155],"blocks.":[143],"implements":[145],"dynamic":[146],"updates":[147,193],"by":[148],"reconfiguring":[149],"only":[153],"those":[154],"blocks":[156],"associated":[159],"with":[160,186,208],"word":[162],"being":[163],"updated,":[164],"thereby":[165],"allowing":[166],"to":[171],"be":[172],"performed":[173],"simultaneously.":[174],"achieves":[176,221],"rate":[179,189],"335":[181],"million":[182,192],"lookups":[183],"per":[184,194,234],"second,":[185],"5.15":[191],"second":[195],"512":[198],"\u00d7":[199],"36":[200],"Virtex-6":[205],"FPGA.":[206],"Compared":[207],"existing":[210],"TCAMs,":[212],"has":[214],"smaller":[216],"single-cycle":[217],"latency":[219],"at":[222],"least":[223],"2.5":[224],"times":[225],"more":[226],"energy":[227],"efficiency":[228],"67%":[231],"higher":[232],"performance":[233],"area.":[235]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2933246250","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":2}],"updated_date":"2024-11-19T00:16:31.265440","created_date":"2019-04-11"}