{"id":"https://openalex.org/W2984636074","doi":"https://doi.org/10.1109/tcad.2019.2952542","title":"Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs","display_name":"Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs","publication_year":2019,"publication_date":"2019-11-08","ids":{"openalex":"https://openalex.org/W2984636074","doi":"https://doi.org/10.1109/tcad.2019.2952542","mag":"2984636074"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2952542","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041659450","display_name":"Bon Woong Ku","orcid":"https://orcid.org/0000-0001-9770-0297"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bon Woong Ku","raw_affiliation_strings":["Synopsys, Inc., Mountain View, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088565714","display_name":"Kyungwook Chang","orcid":"https://orcid.org/0000-0002-8513-9890"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kyungwook Chang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.804,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.999983,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":"39","issue":"6","first_page":"1151","last_page":"1164"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"Three-Dimensional Integrated Circuits","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"Three-Dimensional Integrated Circuits","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9977,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5795031},{"id":"https://openalex.org/keywords/cmos-design","display_name":"CMOS Design","score":0.537208},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5211021},{"id":"https://openalex.org/keywords/chip-stacking","display_name":"Chip Stacking","score":0.51868},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4897144},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.46946087}],"concepts":[{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.67244554},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.59965134},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5795031},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5211021},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5144201},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4897144},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.46946087},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45933026},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42459512},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37143674},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36526278},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34244293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32946694},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2727059},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2587971},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2019.2952542","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.59}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":16,"referenced_works":["https://openalex.org/W2002806561","https://openalex.org/W2013397418","https://openalex.org/W2095117703","https://openalex.org/W2141361504","https://openalex.org/W2163262984","https://openalex.org/W2176080955","https://openalex.org/W2317953216","https://openalex.org/W2484447298","https://openalex.org/W2509008645","https://openalex.org/W2532205282","https://openalex.org/W2538167498","https://openalex.org/W2538575430","https://openalex.org/W2569250791","https://openalex.org/W2582668146","https://openalex.org/W2621282813","https://openalex.org/W4236269389"],"related_works":["https://openalex.org/W78245166","https://openalex.org/W4302942873","https://openalex.org/W2365114398","https://openalex.org/W2361901082","https://openalex.org/W2223186343","https://openalex.org/W2156138647","https://openalex.org/W2152991730","https://openalex.org/W2110634429","https://openalex.org/W2070693700","https://openalex.org/W1605062719"],"abstract_inverted_index":{"The":[0,42],"recent":[1],"advancement":[2],"of":[3,50,58,67,164],"wafer":[4],"bonding":[5],"and":[6,17,39,53,87,111,186],"monolithic":[7,18],"integration":[8],"technology":[9],"offers":[10,124,180],"fine-grained":[11],"3-D":[12,19,65,117,151],"interconnections":[13],"to":[14,33,60,115,141,159,182],"face-to-face":[15],"(F2F)":[16],"(M3D)":[20],"ICs.":[21,41],"In":[22,121],"this":[23],"article,":[24],"we":[25,155],"propose":[26],"a":[27,56,68,103,157],"full-chip":[28],"RTL-to-GDSII":[29],"physical":[30],"design":[31],"solution":[32],"build":[34],"commercial-quality":[35],"two-tier":[36,69],"gate-level":[37],"F2F":[38],"M3D":[40],"state-of-the-art":[43],"flow":[44,90],"named":[45,91],"shrunk2D":[46],"(S2D)":[47],"requires":[48],"shrinking":[49],"standard":[51],"cells":[52],"interconnects":[54],"by":[55,149],"factor":[57],"50%":[59],"fit":[61],"into":[62],"the":[63,113,116,161,168],"target":[64],"footprint":[66],"design.":[70],"This,":[71],"unfortunately,":[72],"necessitates":[73],"commercial":[74,192],"place/route":[75],"engines":[76],"that":[77,176],"handle":[78],"one":[79],"node":[80],"smaller":[81],"geometries,":[82],"which":[83,129],"can":[84],"be":[85,142],"challenging":[86],"costly.":[88],"Our":[89,172],"compact-2D":[92],"(C2D)":[93],"does":[94],"not":[95],"require":[96],"any":[97,196],"geometry":[98],"shrinking.":[99],"Instead,":[100],"C2D":[101,123,179],"implements":[102],"2-D":[104,193],"IC":[105],"with":[106],"scaled":[107],"interconnect":[108],"RC":[109],"parasitics":[110],"contracts":[112],"layout":[114],"integrated":[118],"circuit":[119],"footprint.":[120],"addition,":[122],"post-tier-partitioning":[125],"optimization":[126,137],"(post-TP":[127],"opt)":[128],"is":[130,139],"completely":[131],"missing":[132],"in":[133,144],"S2D.":[134],"This":[135],"additional":[136],"step":[138],"shown":[140],"effective":[143],"fixing":[145],"timing":[146],"violations":[147],"caused":[148],"inter-tier":[150],"routing":[152,162,197],"overhead.":[153,199],"Lastly,":[154],"present":[156],"methodology":[158],"reuse":[160],"result":[163],"post-TP":[165],"opt":[166],"for":[167],"final":[169],"GDSII":[170],"generation.":[171],"experimental":[173],"results":[174],"show":[175],"at":[177],"iso-performance,":[178],"up":[181],"28.0%":[183],"power":[184],"reduction":[185],"15.6%":[187],"silicon":[188],"area":[189],"savings":[190],"over":[191],"ICs":[194],"without":[195],"resource":[198]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2984636074","counts_by_year":[{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":12},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":1}],"updated_date":"2024-10-02T20:30:14.207749","created_date":"2019-11-22"}
