{"id":"https://openalex.org/W2791525288","doi":"https://doi.org/10.1109/tcad.2018.2812118","title":"An Efficient SRAM-Based Reconfigurable Architecture for Embedded Processors","display_name":"An Efficient SRAM-Based Reconfigurable Architecture for Embedded Processors","publication_year":2018,"publication_date":"2018-03-15","ids":{"openalex":"https://openalex.org/W2791525288","doi":"https://doi.org/10.1109/tcad.2018.2812118","mag":"2791525288"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2812118","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075072259","display_name":"Sajjad Tamimi","orcid":"https://orcid.org/0000-0001-8092-2969"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Sajjad Tamimi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027790439","display_name":"Zahra Ebrahimi","orcid":"https://orcid.org/0000-0002-0727-3584"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zahra Ebrahimi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060490428","display_name":"Behnam Khaleghi","orcid":"https://orcid.org/0000-0002-3655-0501"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behnam Khaleghi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.686,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":21,"citation_normalized_percentile":{"value":0.999511,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":92},"biblio":{"volume":"38","issue":"3","first_page":"466","last_page":"479"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Reconfigurable Computing Systems and Design Methods","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Reconfigurable Computing Systems and Design Methods","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"Very Large Scale Integration Testing","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.57860166},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.577566},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.569457},{"id":"https://openalex.org/keywords/embedded-cores","display_name":"Embedded Cores","score":0.568525},{"id":"https://openalex.org/keywords/embedded-systems","display_name":"Embedded Systems","score":0.536254},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"Multi-core Processors","score":0.527787},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5261835},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.43698594},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4159737}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78566086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7176036},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7028835},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.57860166},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.56208897},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5261835},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47973242},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.46697828},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.43698594},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.42334023},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4159737},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35909307},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28594744},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11373231},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08747569},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2812118","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":52,"referenced_works":["https://openalex.org/W105298322","https://openalex.org/W1542696626","https://openalex.org/W1573321520","https://openalex.org/W1626377047","https://openalex.org/W1686420892","https://openalex.org/W1963818365","https://openalex.org/W1968462272","https://openalex.org/W1977850862","https://openalex.org/W1983394510","https://openalex.org/W1989992146","https://openalex.org/W2005602803","https://openalex.org/W2006312753","https://openalex.org/W2016889342","https://openalex.org/W2018062740","https://openalex.org/W2023900486","https://openalex.org/W2025787141","https://openalex.org/W2035650583","https://openalex.org/W2041557219","https://openalex.org/W2044114416","https://openalex.org/W2061783171","https://openalex.org/W2068367875","https://openalex.org/W2078726412","https://openalex.org/W2090068045","https://openalex.org/W2098681688","https://openalex.org/W2103518090","https://openalex.org/W2107923684","https://openalex.org/W2111683449","https://openalex.org/W2113645429","https://openalex.org/W2120635877","https://openalex.org/W2129552458","https://openalex.org/W2133743520","https://openalex.org/W2138406631","https://openalex.org/W2138494849","https://openalex.org/W2139463923","https://openalex.org/W2143904576","https://openalex.org/W2147726041","https://openalex.org/W2157855196","https://openalex.org/W2158899676","https://openalex.org/W2261808795","https://openalex.org/W2293877842","https://openalex.org/W2401480064","https://openalex.org/W2464177207","https://openalex.org/W2533368764","https://openalex.org/W2560332530","https://openalex.org/W2612407642","https://openalex.org/W2762028946","https://openalex.org/W2785649635","https://openalex.org/W3149144981","https://openalex.org/W4232751114","https://openalex.org/W4252994642","https://openalex.org/W4255812374","https://openalex.org/W605027309"],"related_works":["https://openalex.org/W3211218493","https://openalex.org/W3151633427","https://openalex.org/W3127172286","https://openalex.org/W3015480182","https://openalex.org/W2774142458","https://openalex.org/W2463263055","https://openalex.org/W2384439204","https://openalex.org/W2276000909","https://openalex.org/W2005635288","https://openalex.org/W1547865754"],"abstract_inverted_index":{"Nowadays,":[0],"embedded":[1,45,80,94],"processors":[2,77,95,219],"are":[3,37],"widely":[4],"used":[5,39,141],"in":[6,78,96],"wide":[7],"range":[8],"of":[9,75,109,136,144,168,188],"domains":[10],"from":[11,61],"low-power":[12,79],"to":[13,27,40,91,214],"safety-critical":[14],"applications.":[15],"By":[16],"providing":[17],"prominent":[18],"features":[19],"such":[20,102],"as":[21,54,103,212],"variant":[22],"peripheral":[23],"support":[24],"and":[25,68,106,178,199,227,235],"flexibility":[26],"partial":[28],"or":[29,47],"major":[30],"design":[31],"modifications,":[32],"field-programmable":[33],"gate":[34],"arrays":[35],"(FPGAs)":[36],"commonly":[38],"implement":[41,92,150],"either":[42],"an":[43,87,193],"entire":[44],"system":[46],"a":[48,142,200],"hardware":[49],"description":[50],"language-based":[51],"processor,":[52],"known":[53],"soft-core":[55,76,93,218],"processor.":[56],"FPGA-based":[57],"designs,":[58],"however,":[59],"suffer":[60],"high":[62],"power":[63],"consumption,":[64,226],"large":[65],"die":[66],"area,":[67],"low":[69,104,118],"performance":[70],"that":[71,149,208],"hinders":[72],"common":[73],"use":[74],"systems.":[81],"In":[82],"this":[83,113],"paper,":[84],"we":[85,115,140],"present":[86],"efficient":[88,145],"reconfigurable":[89,128],"architecture":[90,171,191,211],"SRAM-based":[97],"FPGAs":[98],"by":[99,162,172,231],"using":[100],"characteristics":[101],"utilization":[105],"fragmented":[107],"accessibility":[108],"comprising":[110],"units.":[111],"To":[112,131],"end,":[114],"integrate":[116],"the":[117,134,137,155,169,174,186,189,209,215],"utilized":[119],"functional":[120],"units":[121,129],"into":[122],"efficiently":[123],"designed":[124],"look-up":[125],"table":[126],"(LUT)-based":[127],"(RUs).":[130],"further":[132],"improve":[133],"efficiency":[135],"proposed":[138,170,190,210],"architecture,":[139],"set":[143],"configurable":[146],"hard":[147],"logics":[148],"frequent":[151],"Boolean":[152],"functions":[153,157],"while":[154],"other":[156],"will":[158],"still":[159],"be":[160],"employed":[161],"LUTs.":[163],"We":[164,182],"have":[165,183],"evaluated":[166],"effectiveness":[167],"implementing":[173],"Berkeley":[175],"RISC-V":[176],"processor":[177,196],"running":[179],"MiBench":[180],"benchmarks.":[181],"also":[184],"examined":[185],"applicability":[187],"on":[192],"alternative":[194],"open-source":[195],"(i.e.,":[197],"LEON2)":[198],"digital":[201],"signal":[202],"processing":[203],"core.":[204],"Experimental":[205],"results":[206],"show":[207],"compared":[213],"conventional":[216],"LUT-based":[217],"improves":[220],"area":[221],"footprint,":[222],"static":[223],"power,":[224],"energy":[225],"total":[228],"execution":[229],"time":[230],"30.7%,":[232],"32.5%,":[233],"36.9%,":[234],"6.3%,":[236],"respectively.":[237]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2791525288","counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1}],"updated_date":"2024-10-01T14:37:57.711873","created_date":"2018-03-29"}
