{"id":"https://openalex.org/W2123986455","doi":"https://doi.org/10.1109/spdp.1991.218241","title":"Multistage bus network (MBN): an interconnection network for cache coherent multiprocessors","display_name":"Multistage bus network (MBN): an interconnection network for cache coherent multiprocessors","publication_year":2002,"publication_date":"2002-12-09","ids":{"openalex":"https://openalex.org/W2123986455","doi":"https://doi.org/10.1109/spdp.1991.218241","mag":"2123986455"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/spdp.1991.218241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048949780","display_name":"Laxmi N. Bhuyan","orcid":"https://orcid.org/0000-0002-8759-0458"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.N. Bhuyan","raw_affiliation_strings":["Department of Computer Science, Texas A&M University, College Station, TX, USA."],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Texas A&M University, College Station, TX, USA.","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109722079","display_name":"A.K. Nanda","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.K. Nanda","raw_affiliation_strings":["Department of Computer Science, Texas A&M University, College Station, TX, USA."],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Texas A&M University, College Station, TX, USA.","institution_ids":["https://openalex.org/I91045830"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":4,"citation_normalized_percentile":{"value":0.297308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":73},"biblio":{"volume":null,"issue":null,"first_page":"780","last_page":"787"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Materials for Electrochemical Supercapacitors","score":0.9981,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multicore-architectures","display_name":"Multicore Architectures","score":0.542866},{"id":"https://openalex.org/keywords/networks-on-chip","display_name":"Networks on Chip","score":0.541032},{"id":"https://openalex.org/keywords/wireless-interconnects","display_name":"Wireless Interconnects","score":0.517794},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"Multi-core Processors","score":0.50535},{"id":"https://openalex.org/keywords/routing-algorithms","display_name":"Routing Algorithms","score":0.500667},{"id":"https://openalex.org/keywords/multistage-interconnection-networks","display_name":"Multistage interconnection networks","score":0.4611438},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4184221}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.77236253},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.71936935},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7062828},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.65974647},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.61432624},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5793177},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.504927},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5011091},{"id":"https://openalex.org/C54609922","wikidata":"https://www.wikidata.org/wiki/Q748329","display_name":"Bus network","level":4,"score":0.49134317},{"id":"https://openalex.org/C2776832011","wikidata":"https://www.wikidata.org/wiki/Q6935099","display_name":"Multistage interconnection networks","level":3,"score":0.4611438},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45998636},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4358204},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4184221},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.34182277},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.332997},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.324638},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.23678946},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.21001518},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.158054},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12260288},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10915393},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/spdp.1991.218241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1555673550","https://openalex.org/W1689154679","https://openalex.org/W1987749257","https://openalex.org/W199485464","https://openalex.org/W2001052901","https://openalex.org/W2015913288","https://openalex.org/W2089015040","https://openalex.org/W2106626405","https://openalex.org/W2132159669","https://openalex.org/W2153287020","https://openalex.org/W2169691285","https://openalex.org/W2170830522","https://openalex.org/W4230076379","https://openalex.org/W4253652482"],"related_works":["https://openalex.org/W768575893","https://openalex.org/W51382759","https://openalex.org/W4253652482","https://openalex.org/W2398552606","https://openalex.org/W2388085031","https://openalex.org/W2387146226","https://openalex.org/W2188294610","https://openalex.org/W2014530133","https://openalex.org/W2008368885","https://openalex.org/W1977539175"],"abstract_inverted_index":{"Single":[0],"bus":[1,17,26,43,84],"multiprocessor":[2],"systems":[3],"do":[4],"not":[5],"scale":[6],"well":[7],"due":[8],"to":[9],"the":[10,14,23,41,57,68,71,75,83,90,106,119],"limited":[11],"bandwidth":[12,58],"of":[13,49,52,60,82],"bus.":[15],"Hierarchical":[16],"interconnections":[18],"are":[19],"scalable,":[20],"but":[21],"unfortunately":[22],"top":[24],"level":[25],"becomes":[27],"a":[28,36,61,97,113],"bottleneck":[29],"for":[30,118],"larger":[31],"systems.":[32,86],"The":[33,46],"authors":[34],"present":[35],"novel":[37],"interconnection":[38,64],"network":[39,44,65],"called":[40],"multistage":[42,63,114],"(MBN).":[45],"MBN":[47,72,91],"consists":[48],"multiple":[50],"stages":[51],"buses":[53],"and":[54,78,99,111],"it":[55],"preserves":[56],"properties":[59],"conventional":[62],"(MIN).":[66],"At":[67],"same":[69],"time":[70],"also":[73,109],"retains":[74],"economic":[76],"design":[77,110],"fast":[79],"broadcast":[80],"advantages":[81],"based":[85],"They":[87,108],"show":[88],"that":[89],"performs":[92],"almost":[93],"as":[94,96],"good":[95],"MIN":[98],"is":[100],"much":[101],"more":[102],"cost":[103],"effective":[104],"than":[105],"MIN.":[107],"study":[112],"snooping":[115],"cache":[116],"protocol":[117],"MBN.<":[120],">":[123]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2123986455","counts_by_year":[],"updated_date":"2024-10-20T03:41:17.202832","created_date":"2016-06-24"}
