{"id":"https://openalex.org/W1992346871","doi":"https://doi.org/10.1109/pdp.2014.63","title":"Optimizing message-passing on multicore architectures using hardware multi-threading","display_name":"Optimizing message-passing on multicore architectures using hardware multi-threading","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W1992346871","doi":"https://doi.org/10.1109/pdp.2014.63","mag":"1992346871"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pdp.2014.63","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019212161","display_name":"Daniele Buono","orcid":"https://orcid.org/0009-0002-1433-9104"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Buono","raw_affiliation_strings":["Department of Computer Science, University of Pisa , Pisa, Italy."],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa , Pisa, Italy.","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042851074","display_name":"Tiziano De Matteis","orcid":"https://orcid.org/0000-0002-9158-6849"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Tiziano De Matteis","raw_affiliation_strings":["Department of Computer Science, University of Pisa , Pisa, Italy."],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa , Pisa, Italy.","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047226405","display_name":"Gabriele Mencagli","orcid":"https://orcid.org/0000-0002-6263-7723"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gabriele Mencagli","raw_affiliation_strings":["Department of Computer Science, University of Pisa , Pisa, Italy."],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa , Pisa, Italy.","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084009087","display_name":"Marco Vanneschi","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Vanneschi","raw_affiliation_strings":["Department of Computer Science, University of Pisa , Pisa, Italy."],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa , Pisa, Italy.","institution_ids":["https://openalex.org/I108290504"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.446,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":12,"citation_normalized_percentile":{"value":0.731203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":88},"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"270"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed Fault Tolerance and Consistency in Systems","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Distributed Storage Systems and Network Coding","score":0.9977,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.6860098},{"id":"https://openalex.org/keywords/multicore-architectures","display_name":"Multicore Architectures","score":0.568358},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.56771195},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel Computing","score":0.563806},{"id":"https://openalex.org/keywords/performance-optimization","display_name":"Performance Optimization","score":0.512052},{"id":"https://openalex.org/keywords/gpu-computing","display_name":"GPU Computing","score":0.500307}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8841302},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.830762},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.6860098},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6519411},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.64896685},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.56771195},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5227259},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.42322594},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37970918},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35872704},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24025595},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.10078111}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pdp.2014.63","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.43,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":28,"referenced_works":["https://openalex.org/W1550695625","https://openalex.org/W1607994596","https://openalex.org/W1975792150","https://openalex.org/W1990092986","https://openalex.org/W1997751072","https://openalex.org/W2007852324","https://openalex.org/W2030907583","https://openalex.org/W2091798192","https://openalex.org/W2110425399","https://openalex.org/W2123745836","https://openalex.org/W2128826935","https://openalex.org/W2130845274","https://openalex.org/W2131498141","https://openalex.org/W2138036770","https://openalex.org/W2139042309","https://openalex.org/W2151194859","https://openalex.org/W2152243153","https://openalex.org/W2154207621","https://openalex.org/W2155066383","https://openalex.org/W2160730704","https://openalex.org/W2172108524","https://openalex.org/W3144368627","https://openalex.org/W4211008702","https://openalex.org/W4231131543","https://openalex.org/W4231633798","https://openalex.org/W4234143859","https://openalex.org/W4234837128","https://openalex.org/W4238611886"],"related_works":["https://openalex.org/W4238392246","https://openalex.org/W2578331457","https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W2189498595","https://openalex.org/W2150820374","https://openalex.org/W2148036958","https://openalex.org/W2029518214","https://openalex.org/W1999755551","https://openalex.org/W1993191611"],"abstract_inverted_index":{"Shared-memory":[0],"and":[1,42,95,121],"message-passing":[2,29,117],"are":[3],"two":[4,104],"opposite":[5],"models":[6],"to":[7,31,126],"develop":[8],"parallel":[9,105],"computations.":[10],"The":[11],"shared-memory":[12,62],"model,":[13],"adopted":[14],"by":[15],"existing":[16],"frameworks":[17],"such":[18],"as":[19,44,46],"OpenMP,":[20],"represents":[21],"a":[22,78],"de-facto":[23],"standard":[24,127],"on":[25,81,107],"multi-/many-core":[26],"architectures.":[27],"However,":[28],"deserves":[30],"be":[32],"studied":[33],"for":[34,47],"its":[35,48],"inherent":[36],"properties":[37],"in":[38,61,113],"terms":[39],"of":[40,51,59,68,77],"portability":[41],"flexibility":[43],"well":[45],"better":[49],"ease":[50],"debugging.":[52],"Achieving":[53],"good":[54],"performance":[55,124],"from":[56],"the":[57,69,75,108],"use":[58],"messages":[60],"architectures":[63,83],"requires":[64],"an":[65],"efficient":[66],"implementation":[67],"run-time":[70],"support.":[71],"This":[72],"paper":[73],"investigates":[74],"definition":[76],"delegation":[79],"mechanism":[80],"multi-threaded":[82],"able":[84],"to:":[85],"(i)":[86],"overlap":[87],"communications":[88],"with":[89],"calculation":[90],"phases,":[91],"(ii)":[92],"parallelize":[93],"distribution":[94],"collective":[96],"operations.":[97],"Our":[98],"ideas":[99],"have":[100],"been":[101],"exemplified":[102],"using":[103],"benchmarks":[106],"Intel":[109],"Phi,":[110],"showing":[111],"that":[112],"these":[114],"applications":[115],"our":[116],"support":[118],"outperforms":[119],"MPI":[120],"reaches":[122],"similar":[123],"compared":[125],"OpenMP":[128],"implementations.":[129]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1992346871","counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3}],"updated_date":"2024-11-26T20:15:58.443498","created_date":"2016-06-24"}
