{"id":"https://openalex.org/W2052540119","doi":"https://doi.org/10.1109/pdp.2013.27","title":"Parallel Patterns for General Purpose Many-Core","display_name":"Parallel Patterns for General Purpose Many-Core","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W2052540119","doi":"https://doi.org/10.1109/pdp.2013.27","mag":"2052540119"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pdp.2013.27","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019212161","display_name":"Daniele Buono","orcid":"https://orcid.org/0009-0002-1433-9104"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Buono","raw_affiliation_strings":["Dept. Computer Science, University of Pisa, PISA, Italy"],"affiliations":[{"raw_affiliation_string":"Dept. Computer Science, University of Pisa, PISA, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051951613","display_name":"Marco Danelutto","orcid":"https://orcid.org/0000-0002-7433-376X"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Danelutto","raw_affiliation_strings":["Dept. Computer Science, University of Pisa, PISA, Italy"],"affiliations":[{"raw_affiliation_string":"Dept. Computer Science, University of Pisa, PISA, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040476061","display_name":"Silvia Lametti","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Lametti","raw_affiliation_strings":["Dept. Computer Science, University of Pisa, PISA, Italy"],"affiliations":[{"raw_affiliation_string":"Dept. Computer Science, University of Pisa, PISA, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053667707","display_name":"Massimo Torquati","orcid":"https://orcid.org/0000-0001-6323-3459"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Torquati","raw_affiliation_strings":["Dept. Computer Science, University of Pisa, PISA, Italy"],"affiliations":[{"raw_affiliation_string":"Dept. Computer Science, University of Pisa, PISA, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.892,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":17,"citation_normalized_percentile":{"value":0.819315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":90},"biblio":{"volume":"5952","issue":null,"first_page":"131","last_page":"139"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Distributed Storage Systems and Network Coding","score":0.9988,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9973,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.81909883},{"id":"https://openalex.org/keywords/multicore-architectures","display_name":"Multicore Architectures","score":0.611731},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"Multi-core Processors","score":0.584782},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel Computing","score":0.58284},{"id":"https://openalex.org/keywords/high-performance-computing","display_name":"High-Performance Computing","score":0.521297},{"id":"https://openalex.org/keywords/gpu-computing","display_name":"GPU Computing","score":0.519036},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.51663524},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4988525},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46937016},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.44144303},{"id":"https://openalex.org/keywords/general-purpose","display_name":"General purpose","score":0.4229319},{"id":"https://openalex.org/keywords/parallel-programming-model","display_name":"Parallel programming model","score":0.41062218}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8602793},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.81909883},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.65013504},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.56554663},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.51663524},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.50025845},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4988525},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.4886182},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46937016},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.4621023},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.44144303},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.43291542},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4310775},{"id":"https://openalex.org/C2982832238","wikidata":"https://www.wikidata.org/wiki/Q5531640","display_name":"General purpose","level":2,"score":0.4229319},{"id":"https://openalex.org/C137364921","wikidata":"https://www.wikidata.org/wiki/Q27929394","display_name":"Parallel programming model","level":3,"score":0.41062218},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.39596894},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3946766},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.20060876},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1631037},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pdp.2013.27","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.45,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":19,"referenced_works":["https://openalex.org/W1495581870","https://openalex.org/W1546363192","https://openalex.org/W1578415644","https://openalex.org/W1579108863","https://openalex.org/W1964884078","https://openalex.org/W2026703765","https://openalex.org/W2052032554","https://openalex.org/W2066687351","https://openalex.org/W2095314640","https://openalex.org/W2109840386","https://openalex.org/W2147139699","https://openalex.org/W2150952308","https://openalex.org/W2151788546","https://openalex.org/W2162544437","https://openalex.org/W2256063247","https://openalex.org/W2336894004","https://openalex.org/W3037935503","https://openalex.org/W3140062895","https://openalex.org/W4237609491"],"related_works":["https://openalex.org/W2906816592","https://openalex.org/W2592715402","https://openalex.org/W2396174220","https://openalex.org/W2391207559","https://openalex.org/W2384715785","https://openalex.org/W2374315191","https://openalex.org/W2356602486","https://openalex.org/W2351992668","https://openalex.org/W2349624418","https://openalex.org/W2324828474"],"abstract_inverted_index":{"Efficient":[0],"programming":[1,34,62],"of":[2,14,19,35,55,63,72],"general":[3],"purpose":[4],"many-core":[5,64],"accelerators":[6],"poses":[7],"several":[8],"challenging":[9],"problems.":[10],"The":[11],"high":[12],"number":[13],"cores":[15],"available,":[16],"the":[17,20,24,56,60,70,73,77,82,97,104],"peculiarity":[18],"interconnection":[21],"network,":[22],"and":[23,52,81,113],"complex":[25],"memory":[26],"hierarchy":[27],"organization,":[28],"all":[29],"contribute":[30],"to":[31,41,50,59,107,114],"make":[32],"efficient":[33,61],"such":[36],"devices":[37],"difficult.":[38],"We":[39],"propose":[40],"use":[42],"parallel":[43,111],"design":[44],"patterns,":[45],"implemented":[46],"using":[47,101],"algorithmic":[48],"skeletons,":[49],"abstract":[51],"hide":[53],"most":[54],"difficulties":[57],"related":[58],"accelerators.":[65],"In":[66],"particular,":[67],"we":[68],"discuss":[69],"porting":[71],"FastFlow":[74],"framework":[75],"on":[76,103],"Tilera":[78],"TilePro64":[79,105],"architecture":[80],"results":[83,95],"obtained":[84],"running":[85],"synthetic":[86],"benchmarks":[87],"as":[88,90],"well":[89],"true":[91],"application":[92],"kernels.":[93],"These":[94],"demonstrate":[96],"efficiency":[98],"achieved":[99],"while":[100],"patterns":[102],"both":[106],"program":[108],"stand-alone":[109],"skeleton-based":[110],"applications":[112],"accelerate":[115],"existing":[116],"sequential":[117],"code.":[118]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2052540119","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":2}],"updated_date":"2024-11-23T12:31:45.137614","created_date":"2016-06-24"}
