{"id":"https://openalex.org/W4391382144","doi":"https://doi.org/10.1109/mwscas57524.2023.10406117","title":"SRAM Vmin Scaling via Negative Wordline","display_name":"SRAM Vmin Scaling via Negative Wordline","publication_year":2023,"publication_date":"2023-08-06","ids":{"openalex":"https://openalex.org/W4391382144","doi":"https://doi.org/10.1109/mwscas57524.2023.10406117"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10406117","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035173664","display_name":"Anoop Gopinath","orcid":null},"institutions":[{"id":"https://openalex.org/I135191193","display_name":"University of Indianapolis","ror":"https://ror.org/052133d12","country_code":"US","type":"education","lineage":["https://openalex.org/I135191193"]},{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anoop Gopinath","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Indiana University-Purdue University Indianapolis, Indianapolis, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Indiana University-Purdue University Indianapolis, Indianapolis, USA","institution_ids":["https://openalex.org/I135191193","https://openalex.org/I55769427"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055804223","display_name":"Trond Ytterdal","orcid":"https://orcid.org/0000-0002-2109-833X"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Trond Ytterdal","raw_affiliation_strings":["Department of Electronic Systems, Norwegian University of Science and Technology, Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Norwegian University of Science and Technology, Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009821094","display_name":"Avinash Yadav","orcid":null},"institutions":[{"id":"https://openalex.org/I135191193","display_name":"University of Indianapolis","ror":"https://ror.org/052133d12","country_code":"US","type":"education","lineage":["https://openalex.org/I135191193"]},{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avinash Yadav","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Indiana University-Purdue University Indianapolis, Indianapolis, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Indiana University-Purdue University Indianapolis, Indianapolis, USA","institution_ids":["https://openalex.org/I135191193","https://openalex.org/I55769427"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100762136","display_name":"John J. Lee","orcid":"https://orcid.org/0000-0002-5335-9071"},"institutions":[{"id":"https://openalex.org/I135191193","display_name":"University of Indianapolis","ror":"https://ror.org/052133d12","country_code":"US","type":"education","lineage":["https://openalex.org/I135191193"]},{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Indiana University-Purdue University Indianapolis, Indianapolis, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Indiana University-Purdue University Indianapolis, Indianapolis, USA","institution_ids":["https://openalex.org/I135191193","https://openalex.org/I55769427"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056593598","display_name":"Maher Rizkalla","orcid":"https://orcid.org/0000-0002-3723-8405"},"institutions":[{"id":"https://openalex.org/I135191193","display_name":"University of Indianapolis","ror":"https://ror.org/052133d12","country_code":"US","type":"education","lineage":["https://openalex.org/I135191193"]},{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Maher Rizkalla","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Indiana University-Purdue University Indianapolis, Indianapolis, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Indiana University-Purdue University Indianapolis, Indianapolis, USA","institution_ids":["https://openalex.org/I135191193","https://openalex.org/I55769427"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060727064","display_name":"Mukesh Kumar","orcid":"https://orcid.org/0000-0002-3392-7481"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mukesh Kumar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Indore, Indore, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]}],"institution_assertions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":69},"biblio":{"volume":null,"issue":null,"first_page":"227","last_page":"231"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Nanoelectronics and Transistors","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Atomic Layer Deposition Technology","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.786883},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.6266145},{"id":"https://openalex.org/keywords/low-power-testing","display_name":"Low-Power Testing","score":0.495884}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8740437},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.786883},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6975329},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.6266145},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.57658386},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5365963},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.50302786},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.4438488},{"id":"https://openalex.org/C104140500","wikidata":"https://www.wikidata.org/wiki/Q2088159","display_name":"Row and column spaces","level":3,"score":0.4382672},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.40578628},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34697747},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26590505},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23282096},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21571484},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20437554},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12595686},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11284354},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas57524.2023.10406117","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1995329733","https://openalex.org/W2000967300","https://openalex.org/W2014357578","https://openalex.org/W2025263033","https://openalex.org/W2047686532","https://openalex.org/W2049992893","https://openalex.org/W2066269170","https://openalex.org/W2080315717","https://openalex.org/W2113488294","https://openalex.org/W2122219454","https://openalex.org/W2134249452","https://openalex.org/W3142246905","https://openalex.org/W3216108447","https://openalex.org/W4223470420"],"related_works":["https://openalex.org/W4281971614","https://openalex.org/W4281399881","https://openalex.org/W3166006430","https://openalex.org/W3123744736","https://openalex.org/W3121299875","https://openalex.org/W2313440505","https://openalex.org/W2137691148","https://openalex.org/W2049180840","https://openalex.org/W1992086467","https://openalex.org/W1505848319"],"abstract_inverted_index":{"The":[0],"noise":[1,27,44,75,134],"margin":[2,28,45,76,135],"during":[3,33],"the":[4,24,30,50,71,84,126,131],"write":[5,25,35,132],"operation":[6],"in":[7,18,49,63,110,114,129,138,149],"SRAMs":[8],"is":[9,94],"investigated":[10],"by":[11,96,144],"implementing":[12],"a":[13,34,56,103,111,119],"negative":[14,57,67,87,98,121],"bitline":[15,22,68,88],"voltage":[16,59,123],"scheme":[17],"this":[19,38],"paper.":[20],"Negative":[21],"improves":[23],"static":[26,43,74,115,133,151],"of":[29,46,77,86,91,107,136,153],"SRAM":[31],"bitcells":[32],"operation;":[36],"however,":[37],"can":[39,80],"cause":[40],"degraded":[41,72],"hold":[42,73,150],"unaccessed":[47,61,78,92,154],"cells":[48,79,93,137],"array,":[51],"called":[52],"column":[53],"half-select.":[54],"Applying":[55],"wordline":[58,122],"on":[60,89],"rows":[62,140],"an":[64],"array":[65],"under":[66],"shows":[69],"that":[70],"be":[81],"improved.":[82],"Fundamentally,":[83],"dependence":[85],"Vmin,hold":[90],"negated":[95],"applying":[97,118],"wordline.":[99],"This":[100],"allows":[101],"for":[102],"more":[104],"aggressive":[105],"scaling":[106],"Vmin,hold,":[108],"resulting":[109],"77.8%":[112],"reduction":[113],"power.":[116],"By":[117],"complementary":[120],"to":[124],"counter":[125],"half-select":[127],"condition":[128],"columns,":[130],"accessed":[139],"was":[141],"also":[142],"boosted":[143],"23%":[145],"without":[146],"any":[147],"degradation":[148],"margins":[152],"cells.":[155]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4391382144","counts_by_year":[],"updated_date":"2024-11-30T11:34:52.959837","created_date":"2024-02-01"}
