{"id":"https://openalex.org/W2097703969","doi":"https://doi.org/10.1109/ismvl.2005.6","title":"A Two-Bit-per-Cell Content-Addressable Memory Using Single-Electron Transistors","display_name":"A Two-Bit-per-Cell Content-Addressable Memory Using Single-Electron Transistors","publication_year":2005,"publication_date":"2005-05-24","ids":{"openalex":"https://openalex.org/W2097703969","doi":"https://doi.org/10.1109/ismvl.2005.6","mag":"2097703969"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2005.6","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066894844","display_name":"Katsuhiko Degawa","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Degawa","raw_affiliation_strings":["Graduate School of Information Science, TOHOKU University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, TOHOKU University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109802292","display_name":"T. Aoki","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Aoki","raw_affiliation_strings":["Graduate School of Information Science, TOHOKU University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, TOHOKU University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025960288","display_name":"Hiroshi Inokawa","orcid":"https://orcid.org/0000-0002-8647-3524"},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Inokawa","raw_affiliation_strings":["NTT Basic Res. Laboratories, NTT Corp., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Basic Res. Laboratories, NTT Corp., Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111761099","display_name":"T. Higuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I103605164","display_name":"Tohoku Institute of Technology","ror":"https://ror.org/01phqre83","country_code":"JP","type":"education","lineage":["https://openalex.org/I103605164"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Higuchi","raw_affiliation_strings":["[Department of Electronics, Tohoku Institute of Technology, Sendai, Japan]"],"affiliations":[{"raw_affiliation_string":"[Department of Electronics, Tohoku Institute of Technology, Sendai, Japan]","institution_ids":["https://openalex.org/I103605164"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101398452","display_name":"Yasuo Takahashi","orcid":"https://orcid.org/0000-0002-1603-0058"},"institutions":[{"id":"https://openalex.org/I205349734","display_name":"Hokkaido University","ror":"https://ror.org/02e16g702","country_code":"JP","type":"education","lineage":["https://openalex.org/I205349734"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Takahashi","raw_affiliation_strings":["Graduate School of Information Science & Technology, Hokkaido University, Sapporo, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science & Technology, Hokkaido University, Sapporo, Japan","institution_ids":["https://openalex.org/I205349734"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.79,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.959092,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":77,"max":79},"biblio":{"volume":"e87 c","issue":null,"first_page":"32","last_page":"38"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Semiconductor Spintronics and Quantum Computing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Semiconductor Spintronics and Quantum Computing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Atomic Layer Deposition Technology","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Design and Simulation of Quantum-dot Cellular Automata","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5215564},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.49598822},{"id":"https://openalex.org/keywords/adder-circuits","display_name":"Adder Circuits","score":0.467762},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.41168752}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6849948},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.67766154},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.54074246},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5215564},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5176423},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49701455},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.49598822},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.49374017},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.44989815},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.43199202},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.41168752},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33770484},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20671964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13605046},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11869609},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.116773665},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.111813635},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.07078895},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2005.6","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.52,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":13,"referenced_works":["https://openalex.org/W1504140885","https://openalex.org/W2043493229","https://openalex.org/W2073000876","https://openalex.org/W2078732484","https://openalex.org/W2102986313","https://openalex.org/W2110257859","https://openalex.org/W2126622178","https://openalex.org/W2132428503","https://openalex.org/W2134300183","https://openalex.org/W2140883167","https://openalex.org/W2153986710","https://openalex.org/W2165685738","https://openalex.org/W3092914166"],"related_works":["https://openalex.org/W4253845620","https://openalex.org/W3103704822","https://openalex.org/W2769783699","https://openalex.org/W2282934097","https://openalex.org/W2165082655","https://openalex.org/W2137740981","https://openalex.org/W2104200744","https://openalex.org/W2047264287","https://openalex.org/W1990887049","https://openalex.org/W1989420504"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,32,66,72],"circuit":[4],"design":[5],"of":[6,19,47,82],"two-bit-per-cell":[8,76],"content-addressable":[9],"memory":[10,35],"(CAM)":[11],"using":[12],"single-electron":[13],"transistors":[14,83],"(SETs).":[15],"The":[16],"key":[17],"ideas":[18],"the":[20,74,80,88],"proposed":[21,75],"CAM":[22,68,77,90],"architecture":[23,78],"are":[24],"(i)":[25],"four-level":[26,39,62],"data":[27,40,63],"storage":[28],"function":[29,42],"implementing":[30],"by":[31],"SET-based":[33],"static":[34],"cell":[36,69],"and":[37],"(ii)":[38],"matching":[41,64],"employing":[43],"periodic":[44],"drain-current":[45],"characteristics":[46],"SETs":[48],"with":[49,87],"dynamic":[50],"phase-shift":[51],"control.":[52],"A":[53],"simple":[54],"multi-gate":[55],"SET":[56],"can":[57],"be":[58],"used":[59],"to":[60,84],"realize":[61],"within":[65],"compact":[67],"circuit.":[70],"As":[71],"result,":[73],"reduces":[79],"number":[81],"1/3":[85],"compared":[86],"conventional":[89],"architecture.":[91]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2097703969","counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2024-11-20T07:11:18.508148","created_date":"2016-06-24"}