iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://api.openalex.org/works/doi:10.1109/ISCAS.2006.1693462
{"id":"https://openalex.org/W1869413607","doi":"https://doi.org/10.1109/iscas.2006.1693462","title":"An Efficient Adaptive Interlace-to-Progressive Scan Conversion Scheme and Hardware Implementation","display_name":"An Efficient Adaptive Interlace-to-Progressive Scan Conversion Scheme and Hardware Implementation","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1869413607","doi":"https://doi.org/10.1109/iscas.2006.1693462","mag":"1869413607"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693462","pdf_url":null,"source":{"id":"https://openalex.org/S4363604427","display_name":"1993 IEEE International Symposium on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051106819","display_name":"Shahab Salehi","orcid":null},"institutions":[{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Salehi","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Indiana Univ., Indianapolis, IN"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Indiana Univ., Indianapolis, IN","institution_ids":["https://openalex.org/I55769427"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090972478","display_name":"B.M. Handjojo","orcid":null},"institutions":[{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.M. Handjojo","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Indiana Univ., Indianapolis, IN"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Indiana Univ., Indianapolis, IN","institution_ids":["https://openalex.org/I55769427"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100391742","display_name":"Wei Wang","orcid":"https://orcid.org/0000-0001-7608-7438"},"institutions":[{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"None Wei Wang","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Indiana Univ., Indianapolis, IN"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Indiana Univ., Indianapolis, IN","institution_ids":["https://openalex.org/I55769427"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061279239","display_name":"Yaobin Chen","orcid":"https://orcid.org/0000-0002-9875-4083"},"institutions":[{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"None Yaobin Chen","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Indiana Univ., Indianapolis, IN"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Indiana Univ., Indianapolis, IN","institution_ids":["https://openalex.org/I55769427"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":61},"biblio":{"volume":null,"issue":null,"first_page":"3826","last_page":"3829"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Advancements in Video Coding Standards and Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Advancements in Video Coding Standards and Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Image Compression Techniques and Standards","score":0.9968,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Advanced Techniques in Digital Signal Processing","score":0.993,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6709669},{"id":"https://openalex.org/keywords/3d-tv","display_name":"3D-TV","score":0.550863}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.799877},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6867858},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6709669},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6358597},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6126304},{"id":"https://openalex.org/C102248274","wikidata":"https://www.wikidata.org/wiki/Q168388","display_name":"Adaptive filter","level":2,"score":0.5278221},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5021348},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34763724},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33609015},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18822923},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.16925362},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693462","pdf_url":null,"source":{"id":"https://openalex.org/S4363604427","display_name":"1993 IEEE International Symposium on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W2066490789","https://openalex.org/W2082789158","https://openalex.org/W2098755842","https://openalex.org/W2133763293","https://openalex.org/W2134879174","https://openalex.org/W2150279842","https://openalex.org/W2152462980"],"related_works":["https://openalex.org/W2984236338","https://openalex.org/W2386041993","https://openalex.org/W2376218453","https://openalex.org/W2165367082","https://openalex.org/W2141823036","https://openalex.org/W2111241003","https://openalex.org/W1972641423","https://openalex.org/W1967938402","https://openalex.org/W1608572506","https://openalex.org/W1485756991"],"abstract_inverted_index":{"The":[0,41,63,78],"digital":[1],"television":[2],"(DTV)":[3],"technology":[4],"becomes":[5,18],"widely":[6],"available":[7],"and":[8,35,55,81,88],"the":[9,68,71,86,91],"need":[10],"for":[11,38],"a":[12,24,48,52,56],"good":[13],"interlace-to-progressive":[14],"conversion":[15],"(IPC)":[16],"algorithm":[17],"more":[19],"inevitable.":[20],"In":[21],"this":[22],"paper,":[23],"new":[25],"IPC":[26],"scheme":[27,43,93],"is":[28,36],"proposed,":[29],"which":[30],"combines":[31],"several":[32],"existing":[33],"techniques":[34],"suitable":[37],"hardware":[39,76,95],"implementation.":[40],"proposed":[42,64,92],"consists":[44],"of":[45,70,90],"three":[46,57],"components:":[47],"spatial":[49],"linear":[50],"pre-filter,":[51],"motion":[53],"estimator,":[54],"stage":[58],"adaptive":[59,65],"recursive":[60],"(3SAR)":[61],"filter.":[62],"filter":[66],"improves":[67],"performance":[69],"system":[72],"without":[73],"requiring":[74],"complex":[75],"design.":[77],"computer":[79],"simulations":[80],"real-time":[82],"FPGA/ASIC":[83],"implementation":[84],"demonstrate":[85],"efficiency":[87],"effectiveness":[89],"in":[94],"applications":[96]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1869413607","counts_by_year":[],"updated_date":"2024-11-23T22:38:59.834301","created_date":"2016-06-24"}