iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://api.openalex.org/works/doi:10.1109/INFCOM.1997.635109
{"id":"https://openalex.org/W2130326539","doi":"https://doi.org/10.1109/infcom.1997.635109","title":"Multi-channel deflection crossbar (MCDC): a VLSI optimized architecture for multi-channel ATM switching","display_name":"Multi-channel deflection crossbar (MCDC): a VLSI optimized architecture for multi-channel ATM switching","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W2130326539","doi":"https://doi.org/10.1109/infcom.1997.635109","mag":"2130326539"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/infcom.1997.635109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060810927","display_name":"P.Y. Yan","orcid":"https://orcid.org/0009-0002-8497-1199"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.Y. Yan","raw_affiliation_strings":["Department of Electrical Engineering, Washington University of Saint Louis, Saint Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Washington University of Saint Louis, Saint Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100334907","display_name":"Kyeong Soo Kim","orcid":"https://orcid.org/0000-0002-4123-2647"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"None Kyeong Soo Kim","raw_affiliation_strings":["Department of Electrical Engineering, Washington University of Saint Louis, Saint Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Washington University of Saint Louis, Saint Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111042832","display_name":"P.S. Min","orcid":null},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.S. Min","raw_affiliation_strings":["Department of Electrical Engineering, Washington University of Saint Louis, Saint Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Washington University of Saint Louis, Saint Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032389038","display_name":"M.V. Hegde","orcid":"https://orcid.org/0000-0002-4264-9532"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.V. Hegde","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA, USA","institution_ids":["https://openalex.org/I121820613"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.295,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.620973,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":73},"biblio":{"volume":null,"issue":null,"first_page":"12","last_page":"19 vol.1"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Reconfigurable Computing Systems and Design Methods","score":0.9669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Theory and Applications of Cellular Automata","score":0.9639,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/networks-on-chip","display_name":"Networks on Chip","score":0.521931},{"id":"https://openalex.org/keywords/multiprocessor-soc","display_name":"Multiprocessor SoC","score":0.502063}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9525405},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.73526514},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6906371},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5852042},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.52437544},{"id":"https://openalex.org/C194571728","wikidata":"https://www.wikidata.org/wiki/Q206047","display_name":"Asynchronous Transfer Mode","level":2,"score":0.48489934},{"id":"https://openalex.org/C509933004","wikidata":"https://www.wikidata.org/wiki/Q194163","display_name":"Broadband","level":2,"score":0.43969026},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40734398},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4039165},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.37648726},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36804318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23186094},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18011147},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16160858},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/infcom.1997.635109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W2001694434","https://openalex.org/W2106663263","https://openalex.org/W2129336372","https://openalex.org/W2130326539","https://openalex.org/W2137814062","https://openalex.org/W2138720050","https://openalex.org/W2151903999"],"related_works":["https://openalex.org/W3027318491","https://openalex.org/W2554791727","https://openalex.org/W2372517644","https://openalex.org/W2145932742","https://openalex.org/W2134640991","https://openalex.org/W2108083791","https://openalex.org/W1986774039","https://openalex.org/W1981395029","https://openalex.org/W1874409533","https://openalex.org/W101478184"],"abstract_inverted_index":{"We":[0],"propose":[1],"the":[2,16,58],"multi-channel":[3,38],"deflection":[4],"crossbar":[5,30],"(MCDC)":[6],"as":[7],"a":[8,46,50,66,75,82],"promising":[9],"architecture":[10,61],"for":[11,74],"broadband":[12],"ATM":[13,52],"switching":[14,39],"under":[15],"realistic":[17],"constraints":[18],"imposed":[19],"by":[20],"VLSI":[21],"technology.":[22],"MCDC":[23,33,60],"is":[24,34,62],"an":[25],"internally":[26],"nonblocking,":[27],"buffer":[28],"efficient,":[29],"based":[31],"architecture.":[32],"also":[35],"capable":[36],"of":[37,69],"with":[40],"cell":[41],"sequence":[42],"integrity":[43],"preserved.":[44],"Through":[45],"comparative":[47],"study":[48],"against":[49],"well-known":[51],"switch":[53],"architecture,":[54],"we":[55],"show":[56],"that":[57],"proposed":[59],"able":[63],"to":[64],"incorporate":[65],"greater":[67],"number":[68],"input":[70],"channels":[71],"and":[72,80],"buffers":[73],"given":[76],"IC":[77],"die":[78],"size":[79],"requires":[81],"lower":[83],"clocking":[84],"rate.":[85]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2130326539","counts_by_year":[],"updated_date":"2024-10-20T19:58:41.019421","created_date":"2016-06-24"}