iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://api.openalex.org/works/doi:10.1109/ICCD.2007.4601942
{"id":"https://openalex.org/W2170096420","doi":"https://doi.org/10.1109/iccd.2007.4601942","title":"A novel O(1) parallel deadlock detection algorithm and architecture for multi-unit resource systems","display_name":"A novel O(1) parallel deadlock detection algorithm and architecture for multi-unit resource systems","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2170096420","doi":"https://doi.org/10.1109/iccd.2007.4601942","mag":"2170096420"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019990477","display_name":"Xiang Xiao","orcid":"https://orcid.org/0009-0005-6278-2735"},"institutions":[{"id":"https://openalex.org/I135191193","display_name":"University of Indianapolis","ror":"https://ror.org/052133d12","country_code":"US","type":"education","lineage":["https://openalex.org/I135191193"]},{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiang Xiao","raw_affiliation_strings":["ECE Department, Purdue School of Engineering and Technology, Indiana University, Indianapolis, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Purdue School of Engineering and Technology, Indiana University, Indianapolis, USA","institution_ids":["https://openalex.org/I135191193","https://openalex.org/I55769427"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100762136","display_name":"John J. Lee","orcid":"https://orcid.org/0000-0002-5335-9071"},"institutions":[{"id":"https://openalex.org/I135191193","display_name":"University of Indianapolis","ror":"https://ror.org/052133d12","country_code":"US","type":"education","lineage":["https://openalex.org/I135191193"]},{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaehwan John Lee","raw_affiliation_strings":["ECE Department, Purdue School of Engineering and Technology, Indiana University, Indianapolis, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Purdue School of Engineering and Technology, Indiana University, Indianapolis, USA","institution_ids":["https://openalex.org/I135191193","https://openalex.org/I55769427"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.206136,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":63,"max":70},"biblio":{"volume":null,"issue":null,"first_page":"480","last_page":"487"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Reconfigurable Computing Systems and Design Methods","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/deadlock-prevention-algorithms","display_name":"Deadlock prevention algorithms","score":0.83831584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel Computing","score":0.560349},{"id":"https://openalex.org/keywords/multiprocessor-soc","display_name":"Multiprocessor SoC","score":0.547781},{"id":"https://openalex.org/keywords/multicore-architectures","display_name":"Multicore Architectures","score":0.529588},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"System-on-Chip","score":0.523176},{"id":"https://openalex.org/keywords/networks-on-chip","display_name":"Networks on Chip","score":0.515031},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"Parallel architecture","score":0.45543015}],"concepts":[{"id":"https://openalex.org/C113429609","wikidata":"https://www.wikidata.org/wiki/Q4060699","display_name":"Deadlock prevention algorithms","level":3,"score":0.83831584},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.75979364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74186504},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.56695116},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.53955925},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.48293823},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.45543015},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42526442},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3408815},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12562186},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W1570983058","https://openalex.org/W1599442544","https://openalex.org/W1846692310","https://openalex.org/W1964718922","https://openalex.org/W1999937954","https://openalex.org/W2114494927","https://openalex.org/W2121993315","https://openalex.org/W2133793178"],"related_works":["https://openalex.org/W3137070212","https://openalex.org/W2379911191","https://openalex.org/W2360686363","https://openalex.org/W2166954426","https://openalex.org/W2136552483","https://openalex.org/W2117224408","https://openalex.org/W2050076411","https://openalex.org/W2001478969","https://openalex.org/W1900787600","https://openalex.org/W1542183432"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,88],"novel":[4],"O(1)":[5,20,36],"parallel":[6,28,84],"deadlock":[7,38,103],"detection":[8,21,39,104],"approach":[9],"for":[10,46,75,78],"multi-unit":[11,47],"resource":[12,48,82,91],"system-on-a-chips":[13],"(SoCs),":[14],"inspired":[15],"by":[16,70],"Kimpsilas":[17],"method":[18,26],"in":[19,27,83,85],"as":[22,24,93,95],"well":[23,94],"Shiupsilas":[25],"processing.":[29],"Our":[30,99],"contributions":[31],"are":[32,54],"(i)":[33],"the":[34,55,73],"first":[35],"hardware":[37,86],"and":[40,52,59,80],"(ii)":[41],"O(min(m,":[42,62],"n))":[43],"preparation,":[44],"both":[45],"systems,":[49],"where":[50],"m":[51],"n":[53],"number":[56],"of":[57],"processes":[58],"resources,":[60],"respectively.":[61],"n)),":[63],"previously":[64],"O(m":[65],"times":[66],"n),":[67],"is":[68],"achieved":[69],"performing":[71],"all":[72],"searches":[74],"sink":[76],"nodes":[77],"each":[79],"every":[81],"over":[87],"matrix":[89],"representing":[90],"allocations":[92],"other":[96],"auxiliary":[97],"matrices.":[98],"experiments":[100],"demonstrate":[101],"that":[102],"always":[105],"takes":[106],"two":[107],"clock":[108],"cycles.":[109]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2170096420","counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2024-11-18T23:11:28.040529","created_date":"2016-06-24"}