{"id":"https://openalex.org/W2093788398","doi":"https://doi.org/10.1109/fpl.2014.6927437","title":"A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms","display_name":"A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2093788398","doi":"https://doi.org/10.1109/fpl.2014.6927437","mag":"2093788398"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927437","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005324895","display_name":"Nam Ho","orcid":"https://orcid.org/0000-0002-6973-4120"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Nam Ho","raw_affiliation_strings":["[University of Paderborn., Germany]"],"affiliations":[{"raw_affiliation_string":"[University of Paderborn., Germany]","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103169727","display_name":"Paul Kaufmann","orcid":"https://orcid.org/0000-0001-7196-389X"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Paul Kaufmann","raw_affiliation_strings":["[University of Paderborn., Germany]"],"affiliations":[{"raw_affiliation_string":"[University of Paderborn., Germany]","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069368714","display_name":"Marco Platzner","orcid":"https://orcid.org/0000-0002-6893-063X"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marco Platzner","raw_affiliation_strings":["[University of Paderborn., Germany]"],"affiliations":[{"raw_affiliation_string":"[University of Paderborn., Germany]","institution_ids":["https://openalex.org/I206945453"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.169,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":20,"citation_normalized_percentile":{"value":0.799946,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":91},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Reconfigurable Computing Systems and Design Methods","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Scheduling in Embedded Systems","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessor-scheduling","display_name":"Multiprocessor Scheduling","score":0.597498},{"id":"https://openalex.org/keywords/multicore-architectures","display_name":"Multicore Architectures","score":0.579429},{"id":"https://openalex.org/keywords/performance-optimization","display_name":"Performance Optimization","score":0.579304},{"id":"https://openalex.org/keywords/gpu-computing","display_name":"GPU Computing","score":0.569383},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5557274},{"id":"https://openalex.org/keywords/high-performance-computing","display_name":"High-Performance Computing","score":0.551848},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.50447786}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.72871417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.69017315},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6649815},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5853861},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5591048},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5557274},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.54795474},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.50447786},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.49076185},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4315863},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40008765},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3357289},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927437","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.64}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W2058315483","https://openalex.org/W2087901396","https://openalex.org/W2097892280","https://openalex.org/W2126696621","https://openalex.org/W2141103990","https://openalex.org/W2145705994","https://openalex.org/W2147657366","https://openalex.org/W4232751114"],"related_works":["https://openalex.org/W3023876411","https://openalex.org/W2386041993","https://openalex.org/W2355315220","https://openalex.org/W2281932057","https://openalex.org/W2127430515","https://openalex.org/W2111241003","https://openalex.org/W1967938402","https://openalex.org/W1966261340","https://openalex.org/W1608572506","https://openalex.org/W123152114"],"abstract_inverted_index":{"Monitoring":[0,51],"applications":[1],"at":[2],"run-time":[3],"and":[4,26,73,127],"evaluating":[5],"the":[6,11,18,136,143,147,152],"recorded":[7],"statistical":[8],"data":[9],"of":[10,17,57,69,84,113,138,151],"underlying":[12],"micro":[13],"architecture":[14,150],"is":[15,100,122,128,146],"one":[16],"key":[19],"aspects":[20],"required":[21],"by":[22],"many":[23],"hardware":[24,58],"architects":[25],"system":[27],"designers":[28],"as":[29,31],"well":[30],"high-performance":[32],"software":[33],"developers.":[34],"To":[35],"fulfill":[36],"this":[37,79,103],"requirement,":[38],"most":[39],"modern":[40],"CPUs":[41],"for":[42,97],"High":[43,85],"Performance":[44,50,86],"Computing":[45,88],"have":[46],"been":[47],"equipped":[48],"with":[49,142],"Units":[52],"(PMU)":[53],"including":[54],"a":[55,66,107,131],"set":[56,68],"counters,":[59],"which":[60,110,145],"can":[61],"be":[62],"configured":[63],"to":[64,115],"monitor":[65],"rich":[67],"events.":[70,118],"Unfortunately,":[71],"embedded":[72],"reconfigurable":[74],"systems":[75,99],"are":[76],"mostly":[77],"lacking":[78],"feature.":[80],"Towards":[81],"rapid":[82],"exploration":[83],"Embedded":[87],"in":[89],"near":[90],"future,":[91],"we":[92,105],"believe":[93],"that":[94],"supporting":[95],"PMU":[96,108,120,140,149],"these":[98],"necessary.":[101],"In":[102],"paper,":[104],"propose":[106],"infrastructure,":[109],"supports":[111],"monitoring":[112],"up":[114],"seven":[116],"concurrent":[117],"The":[119],"infrastructure":[121,141],"implemented":[123],"on":[124],"an":[125],"FPGA":[126],"integrated":[129],"into":[130],"LEON3":[132],"platform.We":[133],"show":[134],"also":[135],"integration":[137],"our":[139],"perf_event,":[144],"standard":[148],"Linux":[153],"kernel.":[154]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2093788398","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3}],"updated_date":"2024-11-20T07:53:19.316213","created_date":"2016-06-24"}
