{"id":"https://openalex.org/W2142654748","doi":"https://doi.org/10.1109/fpl.2011.95","title":"IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs","display_name":"IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2142654748","doi":"https://doi.org/10.1109/fpl.2011.95","mag":"2142654748"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2011.95","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://eda.ee.ucla.edu/pub/C149.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103384640","display_name":"Zhe Feng","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhe Feng","raw_affiliation_strings":["Electr. Eng. Dept., Univ. of California Los Angeles, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electr. Eng. Dept., Univ. of California Los Angeles, CA, USA#TAB#","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045693138","display_name":"Naifeng Jing","orcid":"https://orcid.org/0000-0001-8417-5796"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Naifeng Jing","raw_affiliation_strings":["Sch. of Microelectron., Shanghai Jiao Long Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Sch. of Microelectron., Shanghai Jiao Long Univ., Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091215988","display_name":"Geng-Sheng Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"GengSheng Chen","raw_affiliation_strings":["State Key Lab. of Applic. Specific Circuits & Syst., Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab. of Applic. Specific Circuits & Syst., Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100721274","display_name":"Yu Hen Hu","orcid":"https://orcid.org/0000-0003-3427-0677"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yu Hu","raw_affiliation_strings":["Electr. & Comput. Eng. Dept., Univ. of Alberta, Edmonton, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008695429","display_name":"Lei He","orcid":"https://orcid.org/0000-0002-5266-3805"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["Electr. Eng. Dept., Univ. of California Los Angeles, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electr. Eng. Dept., Univ. of California Los Angeles, CA, USA#TAB#","institution_ids":["https://openalex.org/I161318765"]}]}],"institution_assertions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.727,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":12,"citation_normalized_percentile":{"value":0.823428,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":null,"issue":null,"first_page":"482","last_page":"485"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Fault Tolerance in Electronic Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Fault Tolerance in Electronic Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"Very Large Scale Integration Testing","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Hardware Security and Authentication Techniques","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.75136805},{"id":"https://openalex.org/keywords/soft-errors","display_name":"Soft Errors","score":0.609122},{"id":"https://openalex.org/keywords/fpga-security","display_name":"FPGA Security","score":0.607444},{"id":"https://openalex.org/keywords/single-event-upsets","display_name":"Single Event Upsets","score":0.540653},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault Tolerance","score":0.523866},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.51017785},{"id":"https://openalex.org/keywords/ic-reverse-engineering","display_name":"IC Reverse Engineering","score":0.50757},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.46228933},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.44272873}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8065195},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.75136805},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.7265643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6543274},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6401364},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5171432},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.51017785},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49683192},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.46228933},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46179768},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.44272873},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43198523},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42471954},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41915238},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.3084994},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30613798},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29486477},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2653029},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19832587},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.18995184},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10505393},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2011.95","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.381.8684","pdf_url":"http://eda.ee.ucla.edu/pub/C149.pdf","source":{"id":"https://openalex.org/S4306400349","display_name":"CiteSeer X (The Pennsylvania State University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130769515","host_organization_name":"Pennsylvania State University","host_organization_lineage":["https://openalex.org/I130769515"],"host_organization_lineage_names":["Pennsylvania State University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.381.8684","pdf_url":"http://eda.ee.ucla.edu/pub/C149.pdf","source":{"id":"https://openalex.org/S4306400349","display_name":"CiteSeer X (The Pennsylvania State University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130769515","host_organization_name":"Pennsylvania State University","host_organization_lineage":["https://openalex.org/I130769515"],"host_organization_lineage_names":["Pennsylvania State University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W145561974","https://openalex.org/W1504002962","https://openalex.org/W1597988947","https://openalex.org/W2013784404","https://openalex.org/W2015213746","https://openalex.org/W2039188166","https://openalex.org/W2098667711","https://openalex.org/W2106986126","https://openalex.org/W2111923525","https://openalex.org/W2120624822","https://openalex.org/W2150689124","https://openalex.org/W2166579337","https://openalex.org/W2166795801","https://openalex.org/W4240833370"],"related_works":["https://openalex.org/W912168359","https://openalex.org/W2766464071","https://openalex.org/W2345792680","https://openalex.org/W2337334590","https://openalex.org/W2162366020","https://openalex.org/W2060246408","https://openalex.org/W2053233382","https://openalex.org/W2034080945","https://openalex.org/W2006898677","https://openalex.org/W167642385"],"abstract_inverted_index":{"SRAM-based":[0],"Field":[1],"Programmable":[2],"Gate":[3],"Arrays":[4],"(FPGAs)":[5],"are":[6,33,52,56,69,115],"vulnerable":[7],"to":[8,39,98,120],"Single":[9],"Event":[10],"Upsets":[11],"(SEUs).":[12],"We":[13],"show":[14],"that":[15,49],"a":[16],"large":[17],"portion":[18],"(40%-60%":[19],"for":[20,71,83],"the":[21,27,41,75,99,121],"circuits":[22,81],"in":[23],"our":[24,85],"experiments)":[25],"of":[26,44],"total":[28],"used":[29],"LUT":[30,62],"configuration":[31],"bits":[32,47],"don't":[34,45],"care":[35,46],"bits,":[36],"and":[37,58,65,114],"propose":[38],"decide":[40],"logic":[42],"values":[43],"such":[48],"soft":[50],"errors":[51],"reduced.":[53],"Our":[54],"approaches":[55,86],"efficient":[57],"do":[59],"not":[60],"change":[61],"level":[63,90,111],"placement":[64],"routing.":[66],"Therefore,":[67],"they":[68],"suitable":[70],"design":[72],"closure.":[73],"For":[74],"ten":[76],"largest":[77],"combinational":[78],"MCNC":[79],"benchmark":[80],"mapped":[82,101],"6-LUTs,":[84],"obtain":[87,107],"20%":[88],"chip":[89,110],"Mean":[91],"Time":[92],"To":[93],"Failure":[94],"(MTTF)":[95],"improvements,":[96],"compared":[97,119],"baseline":[100],"by":[102],"Berkeley":[103],"ABC":[104],"mapper.":[105],"They":[106],"3\u00d7":[108],"more":[109],"MTTF":[112],"improvements":[113],"128\u00d7":[116],"faster":[117],"when":[118],"existing":[122],"best":[123],"in-place":[124],"IPD":[125],"algorithm.":[126]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2142654748","counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2024-10-07T18:14:55.103579","created_date":"2016-06-24"}
