{"id":"https://openalex.org/W4248770638","doi":"https://doi.org/10.1109/date.2004.1268840","title":"A self-tuning cache architecture for embedded systems","display_name":"A self-tuning cache architecture for embedded systems","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4248770638","doi":"https://doi.org/10.1109/date.2004.1268840"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268840","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/date04/pdffiles/02a_3.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024465869","display_name":"Chuanjun Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"None Chuanjun Zhang","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Riverside, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Vahid","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, USA"],"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033000959","display_name":"R. Lysecky","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Lysecky","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Riverside, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.404,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":21,"citation_normalized_percentile":{"value":0.821031,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"147"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9848,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9751,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.7332993},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.69822335},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.65852237},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.48859435},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.46930578},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.43998748}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8852061},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.773372},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.7332993},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.70077366},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.69822335},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.65852237},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5816343},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.57652754},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.48859435},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.48534337},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.46930578},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.43998748},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4186795},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3931545},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36757705}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268840","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.78.2298","pdf_url":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/date04/pdffiles/02a_3.pdf","source":{"id":"https://openalex.org/S4306400349","display_name":"CiteSeer X (The Pennsylvania State University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130769515","host_organization_name":"Pennsylvania State University","host_organization_lineage":["https://openalex.org/I130769515"],"host_organization_lineage_names":["Pennsylvania State University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.78.2298","pdf_url":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/date04/pdffiles/02a_3.pdf","source":{"id":"https://openalex.org/S4306400349","display_name":"CiteSeer X (The Pennsylvania State University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130769515","host_organization_name":"Pennsylvania State University","host_organization_lineage":["https://openalex.org/I130769515"],"host_organization_lineage_names":["Pennsylvania State University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W118432253","https://openalex.org/W1624489350","https://openalex.org/W2080958936","https://openalex.org/W2120429086","https://openalex.org/W2132687762","https://openalex.org/W2154702295","https://openalex.org/W2170806963","https://openalex.org/W4249006057","https://openalex.org/W4251070938"],"related_works":["https://openalex.org/W2734782074","https://openalex.org/W2539712666","https://openalex.org/W2396934146","https://openalex.org/W2369103246","https://openalex.org/W2363769136","https://openalex.org/W2148571123","https://openalex.org/W2133489088","https://openalex.org/W2126408955","https://openalex.org/W2115222420","https://openalex.org/W2114386333"],"abstract_inverted_index":{"Memory":[0],"access":[1],"can":[2,104,123,167],"account":[3],"for":[4,34,65,84],"about":[5],"half":[6],"of":[7,109],"a":[8,14,24,50,75,80,163,184],"microprocessor":[9,15,69],"system's":[10],"power":[11,148],"consumption.":[12],"Customizing":[13,38],"cache's":[16],"total":[17],"size,":[18],"line":[19],"size":[20],"and":[21,36,126,149,156,177],"associativity":[22],"to":[23,30,45,74,98,131,140,173,191],"particular":[25],"program":[26,76],"is":[27,77,147],"well":[28],"known":[29],"have":[31,61],"tremendous":[32],"benefits":[33],"performance":[35,150],"power.":[37],"caches":[39,73],"has":[40],"until":[41],"recently":[42,64],"been":[43,62],"restricted":[44],"core-based":[46],"flows,":[47],"in":[48,67,87],"which":[49,103],"new":[51],"chip":[52],"will":[53],"be":[54],"fabricated.":[55],"However,":[56],"several":[57],"configurable":[58,110],"cache":[59,119,130,143,166],"architectures":[60],"proposed":[63],"use":[66],"pre-fabricated":[68],"platforms.":[70],"Tuning":[71],"those":[72],"still":[78],"however":[79],"cumbersome":[81],"task":[82],"left":[83],"designers,":[85],"assisted":[86],"part":[88],"by":[89,171],"recent":[90],"computer-aided":[91],"design":[92],"(CAD)":[93],"tuning":[94,120],"aids.":[95],"We":[96,112,135],"propose":[97],"move":[99],"that":[100,122,161],"CAD":[101],"on-chip,":[102],"greatly":[105],"increase":[106],"the":[107,129,138,192],"acceptance":[108],"caches.":[111],"introduce":[113],"on-chip":[114],"hardware":[115],"implementing":[116],"an":[117,132],"efficient":[118],"heuristic":[121,139],"automatically,":[124],"transparently,":[125],"dynamically":[127],"tune":[128],"executing":[133],"program.":[134],"carefully":[136],"designed":[137],"avoid":[141],"any":[142],"flushing,":[144],"since":[145],"flushing":[146],"costly.":[151],"By":[152],"simulating":[153],"numerous":[154],"Powerstone":[155],"MediaBench":[157],"benchmarks,":[158],"we":[159],"show":[160],"such":[162],"dynamic":[164],"self-tuning":[165],"reduce":[168],"memory-access":[169],"energy":[170],"45%":[172],"55%":[174],"on":[175],"average,":[176],"as":[178,180],"much":[179],"97%,":[181],"compared":[182],"with":[183],"four-way":[185],"set-associative":[186],"base":[187],"cache,":[188],"completely":[189],"transparently":[190],"programmer.":[193]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4248770638","counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2024-12-07T09:22:53.164311","created_date":"2022-05-12"}
