{"id":"https://openalex.org/W4230144696","doi":"https://doi.org/10.1109/date.2000.840015","title":"Layout-oriented synthesis of high performance analog circuits","display_name":"Layout-oriented synthesis of high performance analog circuits","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W4230144696","doi":"https://doi.org/10.1109/date.2000.840015"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2000.840015","pdf_url":null,"source":{"id":"https://openalex.org/S4363608996","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000468193","display_name":"Mohamed Dessouky","orcid":"https://orcid.org/0000-0003-3829-6284"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Dessouky","raw_affiliation_strings":["\u00c9cole Nationale Sup\u00e9rieure des T\u00e9l\u00e9communications, Paris, France"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Nationale Sup\u00e9rieure des T\u00e9l\u00e9communications, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020645353","display_name":"Marie-Minerve Lou\u00ebrat","orcid":"https://orcid.org/0000-0001-9669-1085"},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M.-M. Louerat","raw_affiliation_strings":["Laboratoire LIP6-ASIM, Universt\u00e9 Paris, France"],"affiliations":[{"raw_affiliation_string":"Laboratoire LIP6-ASIM, Universt\u00e9 Paris, France","institution_ids":["https://openalex.org/I4210159731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111421911","display_name":"Jacky Porte","orcid":"https://orcid.org/0000-0002-1781-935X"},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Porte","raw_affiliation_strings":["Laboratoire LIP6-ASIM, Universt\u00e9 Paris, France"],"affiliations":[{"raw_affiliation_string":"Laboratoire LIP6-ASIM, Universt\u00e9 Paris, France","institution_ids":["https://openalex.org/I4210159731"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.985,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":10,"citation_normalized_percentile":{"value":0.811568,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":79,"max":80},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":0.999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"Very Large Scale Integration Testing","score":0.9979,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.7309965},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.69639784},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6438038},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.6419357},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.52188975},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power Optimization","score":0.514096}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.894323},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.7309965},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.69639784},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6438038},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.6419357},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.64055854},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.63644534},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5315112},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.52188975},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4821867},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4457588},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4233237},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3295152},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29753575},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.18848321},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17454642},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2000.840015","pdf_url":null,"source":{"id":"https://openalex.org/S4363608996","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":false,"landing_page_url":"https://hal.archives-ouvertes.fr/hal-01573607","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":["Centre National de la Recherche Scientifique"],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":false,"landing_page_url":"https://hal.science/hal-01573607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":10,"referenced_works":["https://openalex.org/W1994218207","https://openalex.org/W2100128641","https://openalex.org/W2100776169","https://openalex.org/W2119319474","https://openalex.org/W2141919312","https://openalex.org/W2145458600","https://openalex.org/W2146519106","https://openalex.org/W2151538019","https://openalex.org/W2159632959","https://openalex.org/W2164894651"],"related_works":["https://openalex.org/W85694287","https://openalex.org/W48176555","https://openalex.org/W4253917875","https://openalex.org/W2376028644","https://openalex.org/W2143930978","https://openalex.org/W2091329789","https://openalex.org/W2044122268","https://openalex.org/W1964352816","https://openalex.org/W1605062719","https://openalex.org/W1565715208"],"abstract_inverted_index":{"This":[0,34],"paper":[1],"presents":[2],"a":[3,66],"methodology":[4],"for":[5],"the":[6,32,37,74,77],"synthesis":[7],"of":[8,65,76],"high":[9,67],"performance":[10,68],"analog":[11,57],"circuits.":[12],"Layout":[13],"parasitics":[14],"are":[15,25],"estimated":[16],"and":[17,60],"compensated":[18],"during":[19],"circuit":[20,58],"sizing.":[21],"Physical":[22],"layout":[23,61],"constraints":[24],"thus":[26],"taken":[27],"into":[28],"consideration":[29],"early":[30],"in":[31],"design.":[33],"approach":[35,47],"shortens":[36],"overall":[38],"design":[39],"time":[40],"by":[41],"avoiding":[42],"laborious":[43],"sizing-layout":[44],"iterations.":[45],"The":[46],"has":[48],"been":[49],"implemented":[50],"using":[51],"two":[52],"knowledge-based":[53],"tools":[54],"dedicated":[55],"to":[56,72],"sizing":[59],"generation.":[62],"An":[63],"example":[64],"OTA":[69],"is":[70],"presented":[71],"illustrate":[73],"effectiveness":[75],"approach.":[78]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4230144696","counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2024-11-04T10:34:32.268916","created_date":"2022-05-11"}
