{"id":"https://openalex.org/W4322577910","doi":"https://doi.org/10.1109/bcicts53451.2022.10051737","title":"A Multiple Input and Gain Adjustable Phase Detector in 130 nm SiGe BiCMOS Technology","display_name":"A Multiple Input and Gain Adjustable Phase Detector in 130 nm SiGe BiCMOS Technology","publication_year":2022,"publication_date":"2022-10-16","ids":{"openalex":"https://openalex.org/W4322577910","doi":"https://doi.org/10.1109/bcicts53451.2022.10051737"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/bcicts53451.2022.10051737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084143208","display_name":"Rabia Riaz","orcid":"https://orcid.org/0000-0001-5748-3005"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rabia Fatima Riaz","raw_affiliation_strings":["Technische Universität,Chair for Circuit Design and Network Theory,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität,Chair for Circuit Design and Network Theory,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004532432","display_name":"Manu Viswambharan Thayyil","orcid":"https://orcid.org/0000-0003-3191-203X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manu Viswambharan Thayyil","raw_affiliation_strings":["Technische Universität,Chair for Circuit Design and Network Theory,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität,Chair for Circuit Design and Network Theory,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064083721","display_name":"Jens Wagner","orcid":"https://orcid.org/0000-0001-6778-7846"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Wagner","raw_affiliation_strings":["Technische Universität,Chair for Circuit Design and Network Theory,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität,Chair for Circuit Design and Network Theory,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023581308","display_name":"Lucas Wetzel","orcid":"https://orcid.org/0000-0003-1165-8994"},"institutions":[{"id":"https://openalex.org/I4210111875","display_name":"Max Planck Institute for the Physics of Complex Systems","ror":"https://ror.org/01bf9rw71","country_code":"DE","type":"facility","lineage":["https://openalex.org/I149899117","https://openalex.org/I4210111875"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lucas Wetzel","raw_affiliation_strings":["Max Planck Institute for the Physics of Complex Systems, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Max Planck Institute for the Physics of Complex Systems, Dresden, Germany","institution_ids":["https://openalex.org/I4210111875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090918713","display_name":"Dimitrios Prousalis","orcid":"https://orcid.org/0000-0002-6200-4707"},"institutions":[{"id":"https://openalex.org/I4210111875","display_name":"Max Planck Institute for the Physics of Complex Systems","ror":"https://ror.org/01bf9rw71","country_code":"DE","type":"facility","lineage":["https://openalex.org/I149899117","https://openalex.org/I4210111875"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dimitrios Prousalis","raw_affiliation_strings":["Max Planck Institute for the Physics of Complex Systems, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Max Planck Institute for the Physics of Complex Systems, Dresden, Germany","institution_ids":["https://openalex.org/I4210111875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Technische Universität,Chair for Circuit Design and Network Theory,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität,Chair for Circuit Design and Network Theory,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":61},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Phase-Locked Loops in High-Speed Circuits","score":0.9988,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Phase-Locked Loops in High-Speed Circuits","score":0.9988,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9979,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Atomic Layer Deposition Technology","score":0.9972,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loops","display_name":"Phase-Locked Loops","score":0.602434},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5612911},{"id":"https://openalex.org/keywords/digital-pll","display_name":"Digital PLL","score":0.500001},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.43003142}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.78944147},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5612911},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.54198277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5410743},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5340957},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.52547747},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.49092084},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.48120028},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.44392127},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4429725},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.43003142},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.42850757},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.31760028},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3117861},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2603867},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.21633554},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.16522014},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14030403},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10430211},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/bcicts53451.2022.10051737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41,"id":"https://metadata.un.org/sdg/9"}],"grants":[{"funder":"https://openalex.org/F4320311687","funder_display_name":"Ministry of Education","award_id":null}],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W1969736039","https://openalex.org/W2006389197","https://openalex.org/W2008702783","https://openalex.org/W2145596798","https://openalex.org/W2147099349","https://openalex.org/W2152844286","https://openalex.org/W2161759180","https://openalex.org/W2980708903","https://openalex.org/W4248004290"],"related_works":["https://openalex.org/W984417604","https://openalex.org/W4360861688","https://openalex.org/W4318711045","https://openalex.org/W3134930219","https://openalex.org/W2967785526","https://openalex.org/W2249033211","https://openalex.org/W2151251192","https://openalex.org/W2065391525","https://openalex.org/W1993045784","https://openalex.org/W1576949837"],"abstract_inverted_index":{"Mutual":[0],"network":[1,145,158],"synchronization":[2],"of":[3,36,40,89,96,169],"electronic":[4],"oscillators":[5],"relies":[6],"on":[7],"their":[8],"bidirectional":[9],"coupling.":[10],"Each":[11],"oscillator":[12],"receives":[13],"at":[14],"least":[15],"one":[16,30,53],"input":[17,54,98,141,151],"signal":[18],"from":[19,101,152],"another":[20],"oscillator.":[21],"However,":[22],"in":[23,66,77,117,156],"most":[24],"cases":[25],"there":[26],"is":[27,73,131],"more":[28,51,140],"than":[29,52],"input.":[31],"Consequently,":[32],"the":[33,37,69,118,125,157],"architecture":[34,130],"design":[35],"phase-detectors":[38],"(PD)":[39],"phase-locked":[41],"loop":[42,127],"(PLL)":[43],"needs":[44],"to":[45,48,68,104,113,123,138],"be":[46,86,111,135,160],"revised":[47],"allow":[49],"for":[50,115],"signal.":[55,71],"This":[56],"work":[57],"investigates":[58],"a":[59,93],"PD":[60,119],"which":[61],"has":[62],"three":[63],"external":[64],"inputs,":[65],"addition":[67],"feedback":[70],"It":[72,162],"designed":[74],"and":[75,107,122,133,173],"fabricated":[76],"130":[78],"nm":[79],"SiGe":[80],"BiCMOS":[81],"technology.":[82],"The":[83],"inputs":[84],"can":[85,110,134,159],"fed":[87],"independently":[88],"each":[90],"other":[91,154],"over":[92],"wide":[94],"range":[95],"high":[97],"frequencies,":[99],"ranging":[100],"6":[102],"GHz":[103,106],"17":[105],"it\u2019s":[108],"gain":[109],"adjusted":[112],"correct":[114],"variations":[116],"output":[120],"characteristics":[121],"control":[124],"PLL\u2019s":[126],"gain.":[128],"It\u2019s":[129],"scalable":[132],"easily":[136],"modified":[137],"accommodate":[139],"signals.":[142],"Hence,":[143],"arbitrary":[144],"coupling":[146],"topologies":[147],"where":[148],"PLLs":[149],"receive":[150],"many":[153],"nodes":[155],"realized.":[161],"enables":[163],"setting":[164],"up,":[165],"e.g.,":[166],"distributed":[167],"systems":[168],"mutually":[170],"coupled":[171],"sensors":[172],"sustainable":[174],"analog":[175],"computers,":[176],"so":[177],"called":[178],"Ising":[179],"machines.":[180]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4322577910","counts_by_year":[],"updated_date":"2024-10-23T00:00:09.768004","created_date":"2023-02-28"}
