iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://api.openalex.org/works/doi:10.1109/A-SSCC53895.2021.9634735
{"id":"https://openalex.org/W4200524632","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634735","title":"A Synthesizable 0.0060mm2 VCO-Based Delta Sigma Modulator with Digital Tri-level Feedback Scheme","display_name":"A Synthesizable 0.0060mm2 VCO-Based Delta Sigma Modulator with Digital Tri-level Feedback Scheme","publication_year":2021,"publication_date":"2021-11-07","ids":{"openalex":"https://openalex.org/W4200524632","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634735"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634735","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100440613","display_name":"Jue Wang","orcid":"https://orcid.org/0000-0002-8743-7517"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jue Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075771135","display_name":"Zhenyu Yang","orcid":"https://orcid.org/0000-0003-4480-3027"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenyu Yang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100388751","display_name":"Jiawei Wang","orcid":"https://orcid.org/0000-0001-6323-8081"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075507579","display_name":"Xu Cheng","orcid":"https://orcid.org/0000-0002-0314-0178"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066674438","display_name":"Jun Han","orcid":"https://orcid.org/0000-0002-5245-0754"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Han","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.47,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.432662,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":58,"max":68},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog Circuit Design for Biomedical Applications","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog Circuit Design for Biomedical Applications","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Floating-Point Arithmetic in Scientific Computation","score":0.9786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CMOS Image Sensor Technology","score":0.9775,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5847254},{"id":"https://openalex.org/keywords/pixel-level-adc","display_name":"Pixel-Level ADC","score":0.555097},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.55068713},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.54086393},{"id":"https://openalex.org/keywords/current-mode-circuits","display_name":"Current-Mode Circuits","score":0.507159},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.4170992}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8771069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.61427176},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5847254},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.55068713},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.54086393},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.51852},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4622412},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.44443431},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.4170992},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32080156},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2736432},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2526434},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22376576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17407724},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1601544},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.15664852},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.1322833}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634735","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[{"funder":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China","award_id":null}],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W2537607257","https://openalex.org/W2795591835","https://openalex.org/W2922529696","https://openalex.org/W2946476020","https://openalex.org/W2966288963","https://openalex.org/W3091695362","https://openalex.org/W3101932759","https://openalex.org/W3130669773"],"related_works":["https://openalex.org/W4308661996","https://openalex.org/W3135254600","https://openalex.org/W3018671157","https://openalex.org/W2953779919","https://openalex.org/W2904132652","https://openalex.org/W2769291063","https://openalex.org/W2594477899","https://openalex.org/W2557005923","https://openalex.org/W2393405775","https://openalex.org/W2379356947"],"abstract_inverted_index":{"A":[0,112,132,153],"low-power,":[1],"small-area,":[2],"and":[3,60,108,177,188],"medium-resolution":[4],"analog-to-digital":[5],"converter":[6,130],"(ADC)":[7],"is":[8,21,73,115,140,157,171],"one":[9],"of":[10,26,56,71,92,106,165],"the":[11,38,52,97,103,119,137,147,166,174],"critical":[12],"building":[13],"blocks":[14],"in":[15,64,79,136,142,159,173],"a":[16,23,81,88,124,128],"system-on-chip":[17],"(SoC).":[18],"But":[19],"it":[20,145,170],"also":[22],"primary":[24],"bottleneck":[25],"SoC":[27],"time-to-market":[28],"due":[29,181],"to":[30,44,117,161,179,182],"full":[31,163],"custom":[32],"design.":[33],"To":[34],"improve":[35],"design":[36,48],"efficiency,":[37],"digital":[39,57,138],"synthesis":[40],"tools":[41],"are":[42],"employed":[43],"accelerate":[45],"its":[46,93],"layout":[47],"as":[49,51,75],"long":[50],"ADC":[53,72,77,85,100],"mostly":[54],"consists":[55],"standard":[58],"cells":[59],"can":[61],"be":[62],"described":[63],"Hardware":[65],"Description":[66],"Languages":[67],"(HDLs).":[68],"This":[69],"kind":[70],"called":[74],"synthesizable":[76],"[1\u20132],":[78],"which":[80],"voltage-controlled":[82],"oscillator":[83],"(VCO)-based":[84],"has":[86],"become":[87],"popular":[89],"choice":[90],"because":[91],"high":[94],"digitization.":[95],"However,":[96,169],"open-loop":[98],"VCO-based":[99],"suffers":[101],"from":[102],"inherent":[104],"nonlinearity":[105,120],"VCO":[107],"necessitates":[109],"calibration":[110],"[3].":[111],"closed":[113],"loop":[114],"adopted":[116],"suppress":[118],"[4],":[121],"but":[122,144],"requires":[123],"feedback":[125,134,155],"scheme":[126,135,156],"with":[127],"digital-to-analog":[129],"(DAC).":[131],"bi-level":[133],"style":[139,176],"proposed":[141,158],"[5],":[143],"ignores":[146],"lead-lag":[148],"status":[149],"between":[150],"dual":[151],"VCO.":[152],"tri-level":[154],"[6]":[160],"make":[162],"use":[164],"phase":[167],"resolution.":[168],"designed":[172],"analog":[175,183,186],"hard":[178],"synthesize":[180],"circuitry,":[184],"including":[185],"switches":[187],"reference":[189],"generators.":[190]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4200524632","counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2024-09-23T21:04:58.170538","created_date":"2021-12-31"}