{"id":"https://openalex.org/W2174076762","doi":"https://doi.org/10.1109/4.760375","title":"A 5-GByte/s data-transfer scheme with bit-to-bit skew control for synchronous DRAM","display_name":"A 5-GByte/s data-transfer scheme with bit-to-bit skew control for synchronous DRAM","publication_year":1999,"publication_date":"1999-05-01","ids":{"openalex":"https://openalex.org/W2174076762","doi":"https://doi.org/10.1109/4.760375","mag":"2174076762"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.760375","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017861176","display_name":"Takashi Sat\u014d","orcid":"https://orcid.org/0000-0002-1577-8259"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"T. Sato","raw_affiliation_strings":["Semiconductor Technology Development Division, Semiconductor & Integrated Circuits Group, Hitachi and Limited, Tokyo, Japan","University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Development Division, Semiconductor & Integrated Circuits Group, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020962372","display_name":"Yoshifumi Nishio","orcid":"https://orcid.org/0000-0002-0247-0001"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Nishio","raw_affiliation_strings":["Semiconductor Technology Development Division, Semiconductor & Integrated Circuits Group, Hitachi and Limited, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Development Division, Semiconductor & Integrated Circuits Group, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057140714","display_name":"T. Sugano","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sugano","raw_affiliation_strings":["DRAM Business Division, Semiconductor & Integrated Circuits Group, Hitachi and Limited, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"DRAM Business Division, Semiconductor & Integrated Circuits Group, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034114785","display_name":"Y. Nakagome","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Nakagome","raw_affiliation_strings":["Semiconductor Technology Development Division, Semiconductor & Integrated Circuits Group, Hitachi and Limited, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Development Division, Semiconductor & Integrated Circuits Group, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":17,"citation_normalized_percentile":{"value":0.724038,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":82,"max":83},"biblio":{"volume":"34","issue":"5","first_page":"653","last_page":"660"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.7084998},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6217834},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5222788},{"id":"https://openalex.org/keywords/performance-optimization","display_name":"Performance Optimization","score":0.512748},{"id":"https://openalex.org/keywords/networks-on-chip","display_name":"Networks on Chip","score":0.503866},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power Optimization","score":0.503253},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"System-on-Chip","score":0.502254}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8442576},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.7084998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7042952},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.67146087},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.6480336},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6217834},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.5349584},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5222788},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46945828},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43473125},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.41394},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22661996},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13870576},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1381532},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1060009},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.760375","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.49}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":10,"referenced_works":["https://openalex.org/W1566746153","https://openalex.org/W1602591434","https://openalex.org/W2100557037","https://openalex.org/W2140162360","https://openalex.org/W2150547314","https://openalex.org/W2156396969","https://openalex.org/W2562680631","https://openalex.org/W2788585594","https://openalex.org/W4243419187","https://openalex.org/W4256422896"],"related_works":["https://openalex.org/W3009022466","https://openalex.org/W3007039213","https://openalex.org/W2979599569","https://openalex.org/W2944414554","https://openalex.org/W2559795407","https://openalex.org/W2533585248","https://openalex.org/W2518930778","https://openalex.org/W2142111686","https://openalex.org/W2123644672","https://openalex.org/W2000563648"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,14,32,47],"5-GByte/s":[4],"data-transfer":[5,16,68],"scheme":[6],"suitable":[7],"for":[8,87],"synchronous":[9],"DRAM":[10],"memory.":[11],"To":[12],"achieve":[13],"higher":[15],"frequency,":[17],"the":[18,24,28,42,71],"properties":[19],"were":[20],"improved":[21],"based":[22],"on":[23],"frequency":[25],"analysis":[26],"of":[27,62,70],"memory":[29,73],"system.":[30],"Then,":[31],"bit-to-bit":[33,55],"skew":[34,40,56],"compensation":[35,57],"technique":[36],"that":[37],"eliminates":[38],"incongruent":[39],"between":[41],"signals":[43],"is":[44],"described":[45],"with":[46],"new,":[48],"multioutput":[49],"controlled":[50],"delay":[51],"circuit":[52],"to":[53],"accomplish":[54],"by":[58],"controlling":[59],"transmission":[60],"timing":[61],"every":[63],"data":[64,85,88],"bit.":[65],"Simulated":[66],"maximum":[67],"rate":[69],"proposed":[72],"system":[74],"resulted":[75],"in":[76],"5.1/5.8":[77],"GByte/s":[78],"(321/365":[79],"MHz,":[80],"/spl":[81],"times/64":[82],"bit,":[83],"double":[84],"rate)":[86],"write/read":[89],"operation,":[90],"respectively.":[91]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2174076762","counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2024-12-05T02:15:04.083641","created_date":"2016-06-24"}
