iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://api.openalex.org/works/doi:10.1007/S11265-009-0393-9
{"id":"https://openalex.org/W2021535927","doi":"https://doi.org/10.1007/s11265-009-0393-9","title":"Decoupled Processors Architecture for Accelerating Data Intensive Applications using Scratch-Pad Memory Hierarchy","display_name":"Decoupled Processors Architecture for Accelerating Data Intensive Applications using Scratch-Pad Memory Hierarchy","publication_year":2009,"publication_date":"2009-06-24","ids":{"openalex":"https://openalex.org/W2021535927","doi":"https://doi.org/10.1007/s11265-009-0393-9","mag":"2021535927"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-009-0393-9","pdf_url":null,"source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8115","issn":["1939-8115","1939-8018"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319965","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Springer Nature","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017987165","display_name":"A. Milidonis","orcid":"https://orcid.org/0000-0001-9408-2104"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Athanasios Milidonis","raw_affiliation_strings":["VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020046542","display_name":"Nikolaos S. Alachiotis","orcid":"https://orcid.org/0000-0002-9932-7964"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Alachiotis","raw_affiliation_strings":["VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041672444","display_name":"Vasileios Porpodas","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasileios Porpodas","raw_affiliation_strings":["VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110387176","display_name":"Harris E. Michail","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Harris Michail","raw_affiliation_strings":["VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010125164","display_name":"Georgios Panagiotakopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Panagiotakopoulos","raw_affiliation_strings":["VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006176164","display_name":"Athanasios Kakarountas","orcid":"https://orcid.org/0000-0001-5431-2454"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Athanasios P. Kakarountas","raw_affiliation_strings":["VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111773679","display_name":"Costas E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Costas E. Goutis","raw_affiliation_strings":["VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab., Electrical & Computer Engineering Department, University of Patras, Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2490,"currency":"EUR","value_usd":3090,"provenance":"doaj"},"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":64,"max":71},"biblio":{"volume":"59","issue":"3","first_page":"281","last_page":"296"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.69304264},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6654371},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.53584164},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.48800793},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.45109484}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.84922194},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.69304264},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6654371},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.611297},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5933403},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.53584164},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5276274},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5210937},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.48800793},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.45109484},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.37806213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36991173},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.348961},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.34643334},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3379109},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.2721802},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.19600555}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-009-0393-9","pdf_url":null,"source":{"id":"https://openalex.org/S11258463","display_name":"Journal of Signal Processing Systems","issn_l":"1939-8115","issn":["1939-8115","1939-8018"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319965","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Springer Nature","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":28,"referenced_works":["https://openalex.org/W1500214070","https://openalex.org/W1544500263","https://openalex.org/W1550928833","https://openalex.org/W1568192366","https://openalex.org/W1994115836","https://openalex.org/W2005267849","https://openalex.org/W2095300648","https://openalex.org/W2096338491","https://openalex.org/W2096648046","https://openalex.org/W2099958604","https://openalex.org/W2100724742","https://openalex.org/W2107586520","https://openalex.org/W2112089212","https://openalex.org/W2114266730","https://openalex.org/W2117285153","https://openalex.org/W2128938762","https://openalex.org/W2154790323","https://openalex.org/W2157828735","https://openalex.org/W2159886891","https://openalex.org/W2164504807","https://openalex.org/W2166037505","https://openalex.org/W2166121368","https://openalex.org/W2170669923","https://openalex.org/W3138241115","https://openalex.org/W4237977381","https://openalex.org/W4240200502","https://openalex.org/W4252149196","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4248376446","https://openalex.org/W2790267391","https://openalex.org/W254684032","https://openalex.org/W2168550483","https://openalex.org/W2145484885","https://openalex.org/W2096506606","https://openalex.org/W2021535927","https://openalex.org/W1975698617","https://openalex.org/W1974211070","https://openalex.org/W1965563745"],"abstract_inverted_index":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2021535927","counts_by_year":[],"updated_date":"2024-12-10T01:22:07.112021","created_date":"2016-06-24"}