{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T00:19:48Z","timestamp":1721953188065},"reference-count":40,"publisher":"MDPI AG","issue":"4","license":[{"start":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T00:00:00Z","timestamp":1644537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61631002"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"Process variations during manufacturing lead to differences in the performance of the chips. In order to better utilize the performance of the chips, it is necessary to perform maximum operation frequency (Fmax) tests to place the chips into different speed bins. For most Fmax tests, significant efforts are put in place to reduce test cost and improve binning accuracy; e.g., our conference paper published in ICICM 2017 presents a novel binning sensor for low-cost and accurate speed binning. However, by promoting chips placed at the lower bins, because of conservative binning, into higher bins, the overall profit can greatly increase. Therefore, this paper, extended based on a conference paper, presents a novel and adaptive methodology for speed binning, in which the paths impacting the speed bin of a specific IC are identified and adapted by our proposed on-chip Binning Checker and Binning Adaptor. As a result, some parts at a bin margin can be promoted to higher bins. The proposed methodology can be used to optimize the Fmax yield of a digital circuit when it has redundant timing in clock tree, and it can be integrated into current Fmax tests with low extra cost. The proposed adaptive system has been implemented and validated on five benchmarks from ITC, ISCAS89, and OpenSPARCT2 core on 28 nm Altera FPGAs. Measurement results show that the number of higher bin chips is improved by 7\u201316%, and our cost analysis shows that the profit increase is between 1.18% and 3.04%.<\/jats:p>","DOI":"10.3390\/s22041382","type":"journal-article","created":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T10:14:43Z","timestamp":1644574483000},"page":"1382","source":"Crossref","is-referenced-by-count":1,"title":["On-Chip Structures for Fmax Binning and Optimization"],"prefix":"10.3390","volume":"22","author":[{"given":"Dongrong","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}]},{"given":"Qiang","family":"Ren","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}]},{"given":"Donglin","family":"Su","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}]}],"member":"1968","published-online":{"date-parts":[[2022,2,11]]},"reference":[{"key":"ref_1","unstructured":"Brand, K., Mitra, S., Volkerink, E., and McCluskey, E.J. (2004, January 26\u201328). Speed clustering of integrated circuits. Proceedings of the 2004 International Conferce on Test, Charlotte, NC, USA."},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Chang, K.W., Huang, C.Y., Mu, S.P., Huang, J.M., Chen, S.H., and Chao, M.C.T. (2018, January 15\u201317). DVFS Binning Using Machine-Learning Techniques. Proceedings of the 2018 IEEE International Test Conference in Asia (ITC-Asia), Harbin, China.","DOI":"10.1109\/ITC-Asia.2018.00016"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MDT.2003.1232250","article-title":"Guest editors\u2019 introduction: Speed test and speed binning for complex ICs","volume":"20","author":"Butler","year":"2003","journal-title":"IEEE Des. Test Comput."},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Sartori, J., Pant, A., Kumar, R., and Gupta, P. (2010, January 22\u201324). Variation-aware speed binning of multi-core processors. Proceedings of the 2010 11th International Symposium on Quality Electronic Design (ISQED), San Jose, CA, USA.","DOI":"10.1109\/ISQED.2010.5450442"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Datta, A., Bhunia, S., Choi, J.H., Mukhopadhyay, S., and Roy, K. (2006, January 24\u201327). Speed binning aware design methodology to improve profit under parameter variations. Proceedings of the 2006 Asia and South Pacific Design Automation Conference, Yokohama, Japan.","DOI":"10.1145\/1118299.1118466"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Pei, S., Li, Z., Li, H., Li, X., and Wei, S. (2012, January 25\u201327). A unified architecture for speed-binning and circuit failure prediction and detection. Proceedings of the 2012 IEEE International Conference on Computer Science and Automation Engineering (CSAE), Zhangjiajie, China.","DOI":"10.1109\/CSAE.2012.6272805"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/TCAD.2010.2081870","article-title":"Binning Optimization for Transparently-Latched Circuits","volume":"30","author":"Gong","year":"2011","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_8","unstructured":"Wen, C.H., Wang, L., Cheng, K.T., Liu, W.T., and Chen, J.J. (2005, January 8). Simulation-based target test generation techniques for improving the robustness of a software-based-self-test methodology. Proceedings of the International Test Conference, Austin, TX, USA."},{"key":"ref_9","unstructured":"Parvathala, P., Maneparambil, K., and Lindsay, W. (2002, January 10). FRITS\u2014A Microprocessor Functional BIST Method. Proceedings of the International Test Conference, Baltimore, MD, USA."},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Hsu, H.J., Tu, C.C., and Huang, S.Y. (2007, January 8\u201311). Built-In Speed Grading with a Process-Tolerant ADPLL. Proceedings of the 16th Asian Test Symposium (ATS 2007), Beijing, China.","DOI":"10.1109\/ATS.2007.38"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Huang, S.Y., Huang, T.H., Tsai, K.H., and Cheng, W.T. (2016, January 18\u201322). A wide-range clock signal generation scheme for speed grading of a logic core. Proceedings of the 2016 International Conference on High Performance Computing & Simulation (HPCS), Innsbruck, Austria.","DOI":"10.1109\/HPCSim.2016.7568325"},{"key":"ref_12","unstructured":"Iyengar, V., Johnson, M., Anemikos, T., Bassett, B., Degregorio, M., Farmer, R., Grise, G., Stevens, P., Taylor, M., and Woytowich, F. (May, January 30). Performance verification of high-performance ASICs using at-speed structural test. Proceedings of the 16th ACM Great Lakes Symposium on VLSI, Philadelphia, PA, USA."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Iyengar, V., Johnson, M., Anemikos, T., Grise, G., Taylor, M., Farmer, R., Woytowich, F., and Bassett, B. (2006, January 10\u201313). Design For At-Speed Structural Test and Performance Verification of High-Performance ASICs. Proceedings of the IEEE Custom Integrated Circuits Conference 2006, San Jose, CA, USA.","DOI":"10.1109\/CICC.2006.320991"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"273","DOI":"10.15623\/ijret.2014.0303051","article-title":"LOC, LOS and LOES At-speed Testing Methodology for Automatic Test Pattern Generation Using Transition Delay Fsult Model","volume":"3","author":"Borda","year":"2014","journal-title":"IJRET Int. J. Res. Eng. Technol."},{"key":"ref_15","unstructured":"Lee, D., and Mccluskey, E.J. (2005). Comparisons of Various Scan Delay Test Techniques. SRC Report, Dec., Semiconductor Research Corporation."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Han, Q., Guo, J., Xu, Q., and Jone, W.B. (April, January 29). On resilient system performance binning. Proceedings of the 2015 Symposium on International Symposium on Physical Design, Monterey, CA, USA.","DOI":"10.1145\/2717764.2717774"},{"key":"ref_17","unstructured":"Zeng, J., Abadir, M., Vandling, G., Wang, L., Kolhatkar, S., and Abraham, J. (2004, January 9\u201310). On Correlating Structural Tests with Functional Tests for Speed Binning of High Performance Design. Proceedings of the Fifth International Workshop on Microprocessor Test and Verification (MTV\u201904), Austin, TX, USA."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/MDT.2003.1232255","article-title":"Speed binning with path delay test in 150-nm technology","volume":"20","author":"Cory","year":"2003","journal-title":"IEEE Des. Test Comput."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MDT.2003.1232252","article-title":"High-frequency, at-speed scan testing","volume":"20","author":"Lin","year":"2003","journal-title":"IEEE Des. Test Comput."},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Lin, L., and Wen, C.H.P. (2016, January 25\u201328). Speed binning with high-quality structural patterns from functional timing analysis (FTA). Proceedings of the 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), Macao, China.","DOI":"10.1109\/ASPDAC.2016.7428017"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Chakravarty, S. (2011, January 20\u201323). A process monitor based speed binning and die matching algorithm. Proceedings of the 2011 Asian Test Symposium, New Delhi, India.","DOI":"10.1109\/ATS.2011.96"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1007\/s10470-016-0698-0","article-title":"On-chip sensor selection for effective speed-binning","volume":"88","author":"Shi","year":"2016","journal-title":"Analog. Integr. Circuits Signal Process."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"1565","DOI":"10.1109\/TVLSI.2011.2161353","article-title":"A High-Precision On-Chip Path Delay Measurement Architecture","volume":"20","author":"Pei","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Mu, S.P., Chang, W.H., Chao, M.C.T., Wang, Y.M., Chang, M.T., and Tsai, M.H. (2016, January 7\u201310). Statistical methodology to identify optimal placement of on-chip process monitors for predicting fmax. Proceedings of the 35th International Conference on Computer-Aided Design, Austin, TX, USA.","DOI":"10.1145\/2966986.2967076"},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Raychowdhury, A., Ghosh, S., and Roy, K. (2005, January 6\u20138). A novel on-chip delay measurement hardware for efficient speed-binning. Proceedings of the 11th IEEE International On-Line Testing Symposium, French Riviera, France.","DOI":"10.1109\/IOLTS.2005.10"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Wang, X., Tehranipoor, M., and Datta, R. (2009, January 1\u20136). A novel architecture for on-chip path delay measurement. Proceedings of the 2009 International Test Conference, Austin, TX, USA.","DOI":"10.1109\/TEST.2009.5355742"},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Sadi, M., Tehranipoor, M.M., Wang, X., and Winemberg, L. (2015, January 20\u201322). Speed Binning Using Machine Learning and On-chip Slack Sensors. Proceedings of the 25th Edition on Great Lakes Symposium on VLSI, Pittsburgh, PA, USA.","DOI":"10.1145\/2742060.2742080"},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"842","DOI":"10.1109\/TCAD.2016.2602806","article-title":"SoC speed binning using machine learning and on-chip slack sensors","volume":"36","author":"Sadi","year":"2016","journal-title":"IEEE Trans.-Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Zhang, D., and Wang, X. (2017, January 8\u201311). An on-chip binning sensor for low-cost and accurate speed binning. Proceedings of the 2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM), Nanjing, China.","DOI":"10.1109\/ICAM.2017.8242158"},{"key":"ref_30","unstructured":"Paul, S., Krishnamurthy, S., Mahmoodi, H., and Bhunia, S. (2007, January 5\u20138). Low-overhead design technique for calibration of maximum frequency at multiple operating points. Proceedings of the 2007 IEEE\/ACM International Conference on Computer-Aided Design, San Jose, CA, USA."},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Su, M.Y., Lin, W.C., Kuo, Y.T., Li, C.M., Fang, E.J.W., and Hsueh, S.S.Y. (2021, January 19\u201322). Chip Performance Prediction Using Machine Learning Techniques. Proceedings of the 2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Taiwan, China.","DOI":"10.1109\/VLSI-DAT52063.2021.9427338"},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Cantoro, R., Huch, M., Kilian, T., Martone, R., Schlichtmann, U., and Squillero, G. (2020, January 1\u20136). Machine Learning based Performance Prediction of Microcontrollers using Speed Monitors. Proceedings of the 2020 IEEE International Test Conference (ITC), Washington, DC, USA.","DOI":"10.1109\/ITC44778.2020.9325253"},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Bellarmino, N., Cantoro, R., Huch, M., Kilian, T., Martone, R., Schlichtmann, U., and Squillero, G. (2021, January 24\u201328). Exploiting Active Learning for Microcontroller Performance Prediction. Proceedings of the 2021 IEEE European Test Symposium (ETS), Bruges, Belgium.","DOI":"10.1109\/ETS50041.2021.9465472"},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"1675","DOI":"10.1109\/TVLSI.2015.2478921","article-title":"Statistical Framework and Built-In Self- Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators","volume":"24","author":"Mu","year":"2015","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Heo, J., Jeong, K., Kim, T., and Choi, K. (2020, January 13\u201316). Synthesis of Hardware Performance Monitoring and Prediction Flow Adapting to Near-Threshold Computing and Advanced Process Nodes. Proceedings of the 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), Beijing, China.","DOI":"10.1109\/ASP-DAC47756.2020.9045392"},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"806","DOI":"10.1109\/TVLSI.2008.2000364","article-title":"Profit aware circuit design under process variations considering speed binning","volume":"16","author":"Datta","year":"2008","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_37","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/L-CA.2008.3","article-title":"Microarchitectures for Managing Chip Revenues under Process Variations","volume":"7","author":"Das","year":"2008","journal-title":"IEEE Comput. Archit. Lett."},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"1049","DOI":"10.1109\/TC.2019.2898833","article-title":"In-the-field mitigation of process variability for improved FPGA performance","volume":"68","author":"Maragos","year":"2019","journal-title":"IEEE Trans. Comput."},{"key":"ref_39","unstructured":"(2016, October 01). 2016. Available online: http:\/\/www.synopsys.com\/Community\/UniversityProgram\/Pages\/generic-libraries.aspx."},{"key":"ref_40","unstructured":"(2016, October 01). 2016. Available online: https:\/\/www.altera.com\/buy\/devices.html."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/4\/1382\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,25]],"date-time":"2024-07-25T23:29:25Z","timestamp":1721950165000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/4\/1382"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,11]]},"references-count":40,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2022,2]]}},"alternative-id":["s22041382"],"URL":"https:\/\/doi.org\/10.3390\/s22041382","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2,11]]}}}
